Method of etching uniform silicon layer

Details Method of etching uniform silicon layer Method of etching uniform silicon layer

2007-09-18

2007-09-18

Deo, Duy-Vu N (Department: 1765)

Semiconductor device manufacturing: process

Chemical etching

Vapor phase etching

C438S719000

Reexamination Certificate

active

10600377

ABSTRACT:
A method of etching a silicon layer to avoid non-uniformity. First, a patterned silicon layer is provided. Next, an etching buffer layer is conformally formed on the surface and the top layer of the patterned silicon layer. Finally, the etching buffer layer and the patterned silicon layer are etched until the thickness of the patterned silicon layer is reduced. The conformal oxide layer provides etching resistance as an etching buffer layer, such that the etching rate is uniform on the whole subject matter, thereby, reducing the thickness of the patterned silicon layer uniformly after etching.

REFERENCES:
patent: 4613400 (1986-09-01), Tam et al.
patent: 4735824 (1988-04-01), Yamabe et al.
patent: 5395804 (1995-03-01), Ueda
patent: 5930617 (1999-07-01), Wu
patent: 5977589 (1999-11-01), Schloesser et al.
patent: 6204130 (2001-03-01), Gardner et al.
patent: 6207565 (2001-03-01), Yeh et al.
patent: 6284612 (2001-09-01), Wu
patent: 6540509 (2003-04-01), Asano et al.
patent: 6759315 (2004-07-01), Furukawa et al.
patent: 02000106357 (2000-04-01), None
patent: 501234 (2002-01-01), None

Affiliated with

Also associated with

Rating

Method of etching uniform silicon layer does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of etching uniform silicon layer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of etching uniform silicon layer will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3803094