Method of estimating power consumption of semiconductor integrat

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

39550035, G06F 1750

Patent

active

059665238

ABSTRACT:
A method of estimating the power consumption of a semiconductor integrated circuit provides second data for primary inputs of a logic part in the integrated circuit and for nets that determine the signal value of a given net in the logic part. The second data has a multi-terminal Boolean approximation method (MTBAM) data structure. The method prepares first data having the MTBAM data structure from a probability contained in the second data, probabilities calculated according to third data contained in the second data and having a multi-terminal binary decision diagram (MTBDD) data structure, and fourth data generated from the third data and having the MTBDD data structure. According to the first data, the method estimates a probability for the given net. The method prepares such first data for all nets in the integrated circuit, and according to which, estimates the power consumption of the integrated circuit.

REFERENCES:
patent: 5682320 (1997-10-01), Khouja et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method of estimating power consumption of semiconductor integrat does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of estimating power consumption of semiconductor integrat, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of estimating power consumption of semiconductor integrat will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-660770

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.