Fishing – trapping – and vermin destroying
Patent
1990-11-05
1992-04-21
Hearn, Brian E.
Fishing, trapping, and vermin destroying
437194, 437198, 437203, 437190, H01L 2128
Patent
active
051067811
ABSTRACT:
Method of manufacturing a semiconductor device in which a first conductive, aluminium containing layer (15) is deposited with a low step coverage process over an insulating layer (11) with contact openings (12), in which a second conductive layer (16) is deposited with a high step coverage so as to fill depressed parts of the first conductive layer at the area of the contact openings. The second conductive layer (16) then is substantially eliminated outside the depressed parts and interconnection lines (18) are formed in the first conductive layer. According to the invention the second conductive layer is deposited by D.C. bias sputtering of an aluminium alloy at a substrate temperature which is sufficiently high to obtain a sufficient surface mobility of the deposited alloy. Therefore a planarized layer of the second conductive material (18) is obtained.
REFERENCES:
patent: 4624864 (1986-11-01), Hartmann
patent: 4641420 (1987-02-01), Lee
patent: 4666737 (1987-05-01), Gimpelson et al.
patent: 4720908 (1988-01-01), Wills
patent: 4742014 (1988-05-01), Hooper et al.
patent: 4816424 (1989-03-01), Watanabe et al.
patent: 4884123 (1989-11-01), Dixit et al.
Hearn Brian E.
Miller Paul R.
Nguyen Tuan
U.S. Philips Corporation
LandOfFree
Method of establishing an interconnection level on a semiconduct does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of establishing an interconnection level on a semiconduct, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of establishing an interconnection level on a semiconduct will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1585834