Method of erasing a flash memory cell

Details Method of erasing a flash memory cell Method of erasing a flash memory cell

2005-08-23

2005-08-23

Nguyen, VanThu (Department: 2824)

Static information storage and retrieval

Floating gate

Particular biasing

C365S185180, C365S185260, C365S185270, C365S185330

Reexamination Certificate

active

06934193

ABSTRACT:
Methods are disclosed for erasing a flash memory cell including: (a) a semiconductor substrate, (b) a gate, (c) a source, (d) a drain, (e) a well, the gate including: (1) a tunnel oxide film, (2) a floating gate, (3) a dielectric film and (4) a control gate stacked on the semiconductor substrate. In one of the disclosed methods, a positive bias voltage is applied to the control gate, the source and drain are floated, a negative bias voltage is applied to the well, a ground voltage is then applied to the well while maintaining the positive bias voltage at the control gate, and subsequently a ground voltage is applied to the control gate.

REFERENCES:
patent: 4233526 (1980-11-01), Kurogi et al.
patent: 5357463 (1994-10-01), Kinney
patent: 5521866 (1996-05-01), Akaogi
patent: 5617357 (1997-04-01), Haddad et al.
patent: 5862078 (1999-01-01), Yeh et al.
patent: 5978276 (1999-11-01), Wong
patent: 5999443 (1999-12-01), Ling et al.
patent: 6049486 (2000-04-01), Lee et al.
patent: 6122201 (2000-09-01), Lee et al.
Korean Intellectual Property Office Official Action dated May 27, 2003 (2 pages).

Affiliated with

Also associated with

Rating

Method of erasing a flash memory cell does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of erasing a flash memory cell, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of erasing a flash memory cell will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3465625