Static information storage and retrieval – Floating gate – Particular biasing
Patent
1997-06-02
1999-10-19
Zarabian, A.
Static information storage and retrieval
Floating gate
Particular biasing
36518529, 36518514, G11C 1134
Patent
active
059699914
ABSTRACT:
The present invention is a method for programming SSI cells or an array of said cells. The method achieves very fast programming while consuming only a very small amount of power, which paves the way for new applications such as battery-operated systems, page-mode programming for very high data throughput. The method also allows for the bitline voltage to be increased internally on the chip in order to circumvent the efficiency decrease associated with supply voltage scaling. By exploring the SSI mechanism in the subthreshold regime, an optimum value for the CG voltage is found for which the gate current is no longer maximized, but the energy consumed from the power supply is minimized and the injection efficiency during programming is maximized. The programming of a memory cell in this regime, where the gate current is a very steep function of the CG voltage, is, however, still achieved in a few microseconds while consuming only a very small cell current in the range of nanoamperes. This allows an entire wordline in the array to be programmed simultaneously, even if the supply voltage is scaled down to 3.3V or below. This possibility, combined with a physical programming time per cell which is still very short, realizes an effective programming time in the order of 20 ns/byte for a 1 Mbit device, which corresponds to a maximum programming transfer rate of 50 Mbyte/s. State-of-the-art Flash memories typically show a transfer rate in the order of 20-300 Kbyte/s during programming which is 2 to 3 orders of magnitude slower than in the case of the present invention.
REFERENCES:
patent: 5029130 (1991-07-01), Yeh
patent: 5042009 (1991-08-01), Kazerounian
patent: 5077691 (1991-12-01), Haddad et al.
patent: 5212541 (1993-05-01), Bergemont
patent: 5235544 (1993-08-01), Caywood
patent: 5257225 (1993-10-01), Lee
patent: 5280446 (1994-01-01), Ma
patent: 5422504 (1995-06-01), Chang
Deferm Ludo
Groeseneken Guido
Haspeslagh Luc
Maes Herman
Van Houdt Jan F.
Interuniversitair Micro-Elektronica Centrum vzw
Zarabian A.
LandOfFree
Method of erasing a flash EEPROM memory cell array optimized for does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of erasing a flash EEPROM memory cell array optimized for, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of erasing a flash EEPROM memory cell array optimized for will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2064705