Computer graphics processing and selective visual display system – Plural physical display element control system – Display elements arranged in matrix
Reexamination Certificate
2011-01-11
2011-01-11
Hjerpe, Richard (Department: 2629)
Computer graphics processing and selective visual display system
Plural physical display element control system
Display elements arranged in matrix
Reexamination Certificate
active
07868852
ABSTRACT:
A method of driving a PDP apparatus to sufficiently suppress the background light emission and improve the dark room contrast, in which first electrodes and second electrodes are arranged adjacently by turns, a first display line is formed between one side of the second electrode and the first electrode adjacent thereto, a second display line is formed between the other side of the second electrode and the first electrode adjacent thereto, and the interlaced display that displays the first display line and the second display line alternately in different fields is performed, has been disclosed, wherein the reset voltage that directly relates to the intensity of the background light emission is varied according to the number of times of sustain discharges, the display conditions, and so on, in each subfield and the reset discharge is caused to occur with the minimum voltage in each subfield.
REFERENCES:
patent: 5745086 (1998-04-01), Weber
patent: 5854540 (1998-12-01), Matsumoto et al.
patent: 5877734 (1999-03-01), Amemiya
patent: 6184848 (2001-02-01), Weber
patent: 6288693 (2001-09-01), Song et al.
patent: 6483251 (2002-11-01), Setoguchi et al.
patent: 6492776 (2002-12-01), Rutherford
patent: 6603447 (2003-08-01), Ito et al.
patent: 6784858 (2004-08-01), Awamoto
patent: 7196680 (2007-03-01), Park
patent: 2001/0017605 (2001-08-01), Hashimoto et al.
patent: 0 762 373 (1997-03-01), None
patent: 0 965 975 (1999-12-01), None
patent: 1 022 715 (2000-07-01), None
patent: 1047042 (2000-10-01), None
patent: 1 288 896 (2003-03-01), None
patent: 1 515 296 (2005-03-01), None
patent: 2 816 095 (2002-05-01), None
patent: 5-313598 (1993-11-01), None
patent: 2801893 (1998-07-01), None
patent: 2000-29431 (2000-01-01), None
patent: 2000-501199 (2000-02-01), None
patent: 2000-75835 (2000-03-01), None
patent: 2000-172224 (2000-06-01), None
patent: 2000-221940 (2000-08-01), None
patent: 2000-242224 (2000-09-01), None
patent: 2001-154633 (2001-06-01), None
European Search Report, mailed Apr. 4, 2007 and issued in corresponding European Patent Application No. 04022949.4-1228.
European Search Report, mailed Apr. 16, 2007 and issued in corresponding European Patent Application No. 02 251 353.5-228.
Patent Abstracts of Japan, vol. 2000, No. 01, Jan. 31, 2000.
Patent Abstracts of Japan, vol. 2000, No. 09, Oct. 13, 2000.
Japanese Office Action mailed Jul. 13, 2010 in related U.S. Patent Application 2001-240662.
Asao Shigeharu
Kanazawa Yoshikazu
Fujitsu Hitachi Plasma Display Ltd.
Hjerpe Richard
Parker Jeffrey
Staas & Halsey , LLP
LandOfFree
Method of driving a plasma display apparatus to suppress... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of driving a plasma display apparatus to suppress..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of driving a plasma display apparatus to suppress... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2665114