Method of determining delay in logic cell models

Details Method of determining delay in logic cell models Method of determining delay in logic cell models

1998-03-31

2000-02-22

Teska, Kevin J.

39550007, G06F 9455

Patent

active

060289953

ABSTRACT:
A logic-cell model accounts for nonlinear effects in determining propagation delay, thereby providing improved accuracy as compared to existing models, particularly when rise/fall times exceed several nanoseconds. Given a logic cell of the type wherein delay is a function of rise/fall time (TRL) and load capacitance (CL), the method involves choosing a plurality of discrete simulation points associated with the delay, each point also being a function of TRF and CL, after which the delay is determined in accordance with the chosen simulation points. One or more of the simulation points are preferably chosen in conjunction with both the linear and nonlinear regions of the TRL/CL space to ensure accuracy for a wide range of TRL and/or CL values. In the event of an identifiable or discontinuous transition between the linear and nonlinear regions, a discrete simulation point is also chosen with respect to the transition area. Based upon the simulation points, the invention is used to determine a plurality of constants which are then, in turn, used to solving for propagation delay on a more accurate basis. In this respect, the propagation delay, TD, may be determined in accordance with the relation

REFERENCES:
patent: 4698760 (1987-10-01), Lembach et al.
patent: 4795964 (1989-01-01), Mahant-Shetti et al.
patent: 5258919 (1993-11-01), Yamanouchi et al.
patent: 5274568 (1993-12-01), Blinne et al.
patent: 5379231 (1995-01-01), Pillage et al.
patent: 5396615 (1995-03-01), Tani
patent: 5461576 (1995-10-01), Tsay et al.
patent: 5493516 (1996-02-01), Broomhead et al.
patent: 5500808 (1996-03-01), Wang
patent: 5625803 (1997-04-01), McNelly et al.
patent: 5692160 (1997-11-01), Sarin

Affiliated with

Also associated with

Rating

Method of determining delay in logic cell models does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of determining delay in logic cell models, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of determining delay in logic cell models will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-527507