Fishing – trapping – and vermin destroying
Patent
1989-11-30
1990-12-18
Chaudhuri, Olik
Fishing, trapping, and vermin destroying
437 8, 437 41, H01L 2166, H01L 21265
Patent
active
049786270
ABSTRACT:
A process for fabricating field effect transistors with lightly doped drain (LDD) regions having a selected width includes a method of optically detecting the width of spacers used to mask the LDD regions during the source and drain implant and a method of electrically determining (confirming) the width of the LDD regions. In the optical method, reference structures are formed concurrently with the fabrication of the gates for FETs, a spacer material is formed on the substrate, the gates and the reference structures, the spacer material is etched away and the width of the spacers is optically detected by aligning the edges of spacers extending from two reference structures separated by a known distance. In the electrical method, the width is determined by defining a test area with known dimension, forming both N.sup.+ and N.sup.- regions in the test area, measuring the resistance across the test area, calculating the resistance of the N.sup.+ and N.sup.- regions, and calculating the width of the N.sup.- region from the resistance of the N.sup.- region. The electrically determined width is compared with the desired LDD region width, and the difference between the electrically determined width and the desired width is used to adjust the distance between the reference structures for a subsequent processing run.
REFERENCES:
patent: 4282648 (1981-08-01), Yu et al.
patent: 4366613 (1983-01-01), Ogura et al.
patent: 4419809 (1983-12-01), Riseman et al.
patent: 4488351 (1984-12-01), Momose
patent: 4503601 (1985-03-01), Chiao
patent: 4577391 (1986-03-01), Hsia et al.
patent: 4642878 (1987-02-01), Maeda
patent: 4709467 (1987-12-01), Liu
patent: 4728617 (1988-03-01), Woo et al.
patent: 4735680 (1988-04-01), Yen
patent: 4818714 (1989-04-01), Haskell
patent: 4843023 (1989-06-01), Chiu et al.
patent: 4855247 (1989-08-01), Ma et al.
Huang, "Using the Cross--Bridge Structure to Monitor the Effective Oxide Sidewall--Spacer Width in LDD Transistors", IEEE Electron Device Letters, vol. EDL--6, No. 5, May 1985, pp. 208-210.
Tsang et al., "Fabrication of High--Performance LDDFETs with Oxide Sidewall--Spacer Technology", IEEE Trans. on Electron Devices, vol. ED--29, No. 4, Apr. 1982, pp. 590-596.
Bril et al., "Electrical Measurements of Sidewall Spacer Dimensions", Proc. SPIE Int. Soc. Opt. Eng., 1985, vol. 565, pp. 117-120.
Pfiester, "LDD MOSFET's Using Disposable Sidewall Spacer Technology", IEEE Electron Device Letters, vol. 9, No. 4, Apr. 1988, pp. 189-192.
Wolf et al., Silicon Processing for the VLSI Era, vol. 1: Process Technology, Lattice Press, 1986.
Ghandhi, VLSI Fabrication Principles, John Wiley and Sons, 1983, pp. 548-550.
Hadjizadeh-Amini Zahra
Liu Yow-Juang
Advanced Micro Devices , Inc.
Chaudhuri Olik
Wilczewski M.
LandOfFree
Method of detecting the width of lightly doped drain regions does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of detecting the width of lightly doped drain regions, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of detecting the width of lightly doped drain regions will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1425577