Method of detecting and correcting errors in digital data storag

Excavating

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

G06F 1110

Patent

active

042778441

ABSTRACT:
An error detection and correction method for digital data storage is described which comprises horizontal and vertical generation of parity check bits. These may be used to correct errors in up to two bits per word and to indicate whether all errors in a given record have been corrected during a read operation or not. Hamming codes are used to generate check bits in a vertical direction, while cyclic redundancy codes are used in the horizontal direction. The invention is described as embodied in a solid-state memory unit utilizing charge-coupled devices for data storage.

REFERENCES:
patent: 3868632 (1975-02-01), Hong et al.
patent: 4077028 (1978-02-01), Lui et al.
patent: 4139148 (1979-02-01), Scheuneman et al.
Levine "Semiconductor Memory Reliability with Error Detecting and Correcting Codes" Computer Oct. 1976, pp. 43-50.
Error Correcting Codes second edition, Peterson and Weldon MIT Press (1972), pp. 206-268.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method of detecting and correcting errors in digital data storag does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of detecting and correcting errors in digital data storag, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of detecting and correcting errors in digital data storag will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-197191

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.