Amplifiers – Signal feedback – Combined with control of bias voltage of signal amplifier
Patent
1997-03-03
1999-10-12
Teska, Kevin J.
Amplifiers
Signal feedback
Combined with control of bias voltage of signal amplifier
330286, H03F 360
Patent
active
059665203
ABSTRACT:
A MMIC power amplifier (100) uses MMIC FET cells (104, 112) and provides high gain at microwave and millimeter-wave frequencies. The power amplifier includes an input matching network (102), a first plurality of unit FET cells (104) for amplifying in-phase signals provided by the input matching network, a second plurality of unit FET cells (112), an interstage matching network (106) for combining output signals provided by the first plurality of unit FET cells, and providing in-phase signals to the second plurality of unit FET cells; and a combiner (113) for combining output signals of the second plurality of unit FET cells to provide an output signal. The FET cells are designed to be unconditionally stable without the use of an external series gate resistance. The FET cells are combined to provide total device periphery suitable for output power levels exceeding 0.8 watt at frequencies ranging from 19 to 23.5 GHz. The FET cells are designed using device scaling and device modeling techniques. The power amplifier is suitable for applications where high efficiency and high gain are important, such as satellite communication systems.
REFERENCES:
patent: 4303892 (1981-12-01), Weller
patent: 4595881 (1986-06-01), Kennan
patent: 4684965 (1987-08-01), Tajima et al.
patent: 4812780 (1989-03-01), Zimmerman
patent: 4996582 (1991-02-01), Nagahama
patent: 5023677 (1991-06-01), Truitt
patent: 5025296 (1991-06-01), Fullerton et al.
patent: 5319237 (1994-06-01), Legros
patent: 5408742 (1995-04-01), Zaidel et al.
patent: 5488253 (1996-01-01), Matsuoka
patent: 5659267 (1997-08-01), Buer
patent: 5701107 (1997-12-01), Kasahara et al.
patent: 5760650 (1998-06-01), Faulkner
Buer Kenneth Vern
Corman David Warren
Do Thuan
Gorrie Gregory J.
Motorola Inc.
Teska Kevin J.
LandOfFree
Method of designing unit FET cells with unconditional stability does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of designing unit FET cells with unconditional stability, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of designing unit FET cells with unconditional stability will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-660676