Method of designing semiconductor integrated circuit device

Details Method of designing semiconductor integrated circuit device Method of designing semiconductor integrated circuit device

1990-02-28

1992-12-29

Lall, Parshotam S.

Boots, shoes, and leggings

364488, G06F 1520

Patent

active

051756935

ABSTRACT:
A method for designing a semiconductor integrated circuit device using a standard cell or gate array method. A chip is divided into a plurality of blocks to realize a hierarchical layout design in units of blocks. A first scheme is preferentially dividing a first module constituting a logical connection description and having a large height and an occupation area smaller than standard value. A second embodiment is preferentially dividing a second module having a small height and an occupation area larger than a standard value. The first and second embodiments are selected in accordance with a hierarchical structure of the modules in a logical connection description. Thereafter, processing for dividing the first or second module in correspondence with areas of the plurality of blocks is executed using a computer on the basis of the selected one of the first and second embodiments.

REFERENCES:
patent: 4612618 (1986-09-01), Pryor et al.
patent: 4688072 (1987-08-01), Heath et al.
patent: 4815003 (1989-03-01), Putatunda et al.
patent: 4831543 (1989-05-01), Mastellone
patent: 4918614 (1990-04-01), Modarres et al.
patent: 4978633 (1990-12-01), Seefeldt et al.
patent: 5050091 (1991-09-01), Rubin
patent: 5062054 (1991-10-01), Kawakami et al.
patent: 5067091 (1991-11-01), Nakazawa
"Data Structures and Network Algorithms", authored by Robert E. Tarjan of Bell Laboratories, Murray Hill, N.J. (No date).
"An Interactive/Automatic Floor Planner for Hierarchically Designed Cell Based VLSIs", authorized by Tamotau Hiwatashi et al of Toshiba Corporation, Kawasaki, Japan. (No date).
"A Min-Cut Placement Algorithm for General Cell Assemblies Based on a Graph Representation", 16th Dac; Ulrich Lauther Siemens AG; 1979.

Affiliated with

Also associated with

Rating

Method of designing semiconductor integrated circuit device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of designing semiconductor integrated circuit device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of designing semiconductor integrated circuit device will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1892365