Semiconductor device manufacturing: process – With measuring or testing
Reexamination Certificate
2005-09-27
2005-09-27
Nelms, David (Department: 2818)
Semiconductor device manufacturing: process
With measuring or testing
C438S017000, C438S018000, C257S048000
Reexamination Certificate
active
06949387
ABSTRACT:
A technique for a semiconductor device is provided that includes forming circuit regions on a device formation region and device isolation regions on a semiconductor substrate, a ratio of the width of a device isolation region to the width of adjacent circuit regions thereto is set at 2 to 50. A design method is also provided and includes conducting measurements such as of thicknesses of a pad oxide film and a nitride film, the internal stress of the nitride film, the width of both device formation and isolation regions, the depth of the etched portion of the nitride film for forming the groove in a device isolation region, conducting stress analysis in the proximity of the groove due to thermal oxidation, and setting values pertaining to the width of the device formation region and of the device isolation region which do not lead to occurrence of dislocation.
REFERENCES:
patent: 4839306 (1989-06-01), Wakamatsu
patent: 4842675 (1989-06-01), Chapman et al.
patent: 4860070 (1989-08-01), Arimoto et al.
patent: 4890147 (1989-12-01), Teng et al.
patent: 4914050 (1990-04-01), Shibata
patent: 5079181 (1992-01-01), Shimizu et al.
patent: 5258332 (1993-11-01), Horioka et al.
patent: 5293512 (1994-03-01), Nishigoori et al.
patent: 5298782 (1994-03-01), Sundaresan
patent: 5329138 (1994-07-01), Mitani et al.
patent: 5332683 (1994-07-01), Miyashita et al.
patent: 5386131 (1995-01-01), Sato
patent: 5428239 (1995-06-01), Okumura et al.
patent: 5461248 (1995-10-01), Jun
patent: 3-96249 (1991-04-01), None
patent: 3-236283 (1991-10-01), None
patent: 4-127433 (1992-04-01), None
Masuda Hiroo
Miura Hideo
Murata Jun
Ogasawara Makoto
Okamoto Noriaki
Antonelli Terry Stout & Kraus LLP
Nelms David
Tran Long
LandOfFree
Method of designing a semiconductor device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of designing a semiconductor device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of designing a semiconductor device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3411388