Semiconductor device manufacturing: process – Bonding of plural semiconductor substrates – Subsequent separation into plural bodies
Reexamination Certificate
1998-06-30
2002-07-23
Chaudhuri, Olik (Department: 2814)
Semiconductor device manufacturing: process
Bonding of plural semiconductor substrates
Subsequent separation into plural bodies
Reexamination Certificate
active
06423614
ABSTRACT:
BACKGROUND INFORMATION
(1) Field of the Invention
The present invention generally relates to fabrication of semiconductor devices. More specifically, the present invention relates to fabrication of integrated circuits that utilize pre-fabricated transistor layers.
(2) Description of Related Art
Modern integrated circuits are generally made up of a silicon substrate containing millions of active and passive devices including transistors, capacitors, resistors, etc. Until recently, the semiconductor industry's focus was on reducing the two dimensions, (X-Y) in a Cartesian system of coordinates, of the transistors to reduce the size of the integrated circuit. However, as integration in two dimension has become more and more difficult due to limitations of lithography tools, the exploitation of the third dimension (z dimension in a Cartesian a system of coordinates) has become increasingly attractive.
FIG. 1
illustrates a conventional integrated circuit
100
that includes a substrate
102
(typically made of silicon) onto which a very large number of active devices (transistors
104
) are fabricated. Transistors
104
are intercoupled therebetween and to other devices, therefore forming various circuits, by way of an interconnect system that includes metal lines (
106
). The metal lines may further be connected to other circuits. The various circuits formed are further coupled, by well-known techniques, to bond pads
108
of the integrated circuit. Transistors
104
are therefore located on a single layer of silicon at the bottom of the integrated circuit. When the dimension of the gates of transistors
104
goes some way beyond 193 nanometers, which is the shortest wave length of the light used presently in the present day photolithography process, integration of transistors becomes problematic as lithography tools that are utilized in the process of fabrication of these transistors reach the limit of their performance. One solution to increasing integration without further having to minimize transistors' gates dimensions and thus without resorting to new lithography tools, is to build up further layers of transistors in a third dimension (Z dimension) as illustrated in FIG.
2
.
FIG. 2
illustrates an integrated circuit that includes a first silicon substrate (base substrate
202
) onto which are built a first layer (film)
205
of active devices
204
. A second layer (film)
206
of active devices
208
may be envisioned as being further built in the Z dimension (vertically in the Figure). Interconnect lines
207
intercouple the active devices
208
of second layer
206
to the active devices
204
of first layer
205
. The second layer
206
of active devices
208
may be coupled to the outside world via bond pads
210
.
In the imaging area (imaging) attempts have been made to integrate transistors in the third dimension. For example, some digital cameras use chips that have at the bottom thereof (at the base silicon substrate) transistors for logical operations and on top of those transistors are built image sensors. For example, image sensor arrays may be built in the third dimension and used as light sensors. However, these transistors do not have good conducting properties, and therefore their performance is weak.
The second layer transistors are not made of a single-crystal silicon but are made of a polycrystalline silicon or amorphous silicon. The problem in providing a second layer of active devices (transistors) made of single silicon crystal is that the fabrication of the second level of transistors requires processing steps that are performed well beyond the temperature that the interconnect system may withstand. For example, at 400° or 450° Celsius, the metal lines begin to melt. It is desirable to provide an integrated circuit that utilizes at least two layers of transistors that offer competitive performance at lower costs. It is desirable to provide an integrated circuit with a second level of transistors in the z dimension made of a single crystal.
BRIEF SUMMARY OF THE INVENTION
The present invention provides a method for forming an integrated circuit. A semiconductor film is formed onto a first substrate. A metal film is formed onto a second substrate. The second substrate is bonded with the metal film onto the semiconductor film of the first substrate. A first layer of transistors is formed onto the semiconductor film. The second substrate is removed at a temperature within a low temperature range. The semiconductor film with the first layer of transistors is bonded to a second layer of transistors of a third substrate.
REFERENCES:
patent: 5891798 (1999-04-01), Doyle
patent: 6057212 (2000-05-01), Chan et al.
patent: 6118181 (2000-09-01), Merchant et al.
patent: 6136666 (2000-10-01), So
patent: 6156624 (2000-12-01), Yamagata et al.
patent: 6166411 (2000-12-01), Buynoski
patent: 6180496 (2001-01-01), Farrens et al.
patent: 6122041 (2001-04-01), Ogura
patent: 6221738 (2001-04-01), Sakaguchi et al.
patent: 6228691 (2001-05-01), Doyle
patent: 6238482 (2001-05-01), Doyle et al.
patent: 6245645 (2001-06-01), Mitani et al.
patent: 6251754 (2001-06-01), Ohshima et al.
A.J. Auberton-Herve et al., “Smartcut: A Promising New SOI Material Technology”, IEEE SOI Conference, Tucson AZ, Oct. 3-5, 1995, pp. 178-179.
B. Aspar et al., “Transfer of Structured and Patterned Thin Silicon Films Using SMARTCUT Process”, B. Aspar et al. Electronics Letters, Oct. 10th, 1996, vol. 32(21).
B.H. Lee et al., “A Novel Pattern Transfer Process for Bonded SOI Giga-bit DRAMS” IEEE SOI Conference, Abstracts, pp. 114-115, Florida Sep. 30-Oct. 3, 1996.
Blakely , Sokoloff, Taylor & Zafman LLP
Chaudhuri Olik
Duy Mai Anh
Intel Corporation
LandOfFree
Method of delaminating a thin film using non-thermal techniques does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of delaminating a thin film using non-thermal techniques, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of delaminating a thin film using non-thermal techniques will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2901783