Excavating
Patent
1985-02-21
1987-04-28
Smith, Jerry
Excavating
371 50, 371 39, G06F 1110
Patent
active
046619569
ABSTRACT:
Parity bits (check bits) having a relatively high redundancy are added to upper significant bits of a digital signal, and parity bits having a relatively low redundancy, are added to the lower significant bits of the digital signal. The signal and the parity bits are recorded on a recording medium. The position of an error in a data block group of the lower bits reproduced from the recording medium is estimated as existing in a block in which the error is detected by the check of the data block group of the upper bits, and in the blocks preceding and subsequent to the former.
This error correction method is most suitable for a recording and reproduction system of digital video signals.
REFERENCES:
patent: 4044328 (1977-08-01), Herff
patent: 4314369 (1982-02-01), Caillet
patent: 4334309 (1982-06-01), Bannon
patent: 4369512 (1983-01-01), Brossard
patent: 4486881 (1984-12-01), de Couasnon
patent: 4549298 (1985-10-01), Creed
Izumita Morishi
Kanada Hidehiro
Mita Seiichi
Rokuda Morito
Umemoto Masuo
Beausolid, Jr. Robert W.
Hitachi , Ltd.
Hitachi Denshi Kabushiki Kaisha
Smith Jerry
LandOfFree
Method of correcting errors of digital signals in the recording does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of correcting errors of digital signals in the recording , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of correcting errors of digital signals in the recording will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-481144