Method of controlling slope and dead time in an integrated...

Details Method of controlling slope and dead time in an integrated... Method of controlling slope and dead time in an integrated...

2007-06-26

2007-06-26

Wells, Kenneth B. (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Current driver

C327S170000

Reexamination Certificate

active

11344323

ABSTRACT:
A method and apparatus independently controls the increasing rate and the decreasing rate a P-channel power FET and an N-channel power FET driving an inductive load. Circuits inhibit turning ON the P-channel FET until the voltage on the gate of the N-channel FET falls below its turn-on voltage threshold, and turning ON the N-channel FET until the voltage on the gate of the P-channel FET falls below its turn-on voltage threshold.

REFERENCES:
patent: 5565715 (1996-10-01), Doluca
patent: 5877647 (1999-03-01), Vajapey et al.
patent: 5959474 (1999-09-01), Park et al.
patent: 6069509 (2000-05-01), Labram
patent: 6307409 (2001-10-01), Wrathall
patent: 6466063 (2002-10-01), Chen
patent: 6617891 (2003-09-01), Srikanth et al.
patent: 6653878 (2003-11-01), Nolan
patent: 7005897 (2006-02-01), Lim
patent: 7031175 (2006-04-01), Dequina et al.

Affiliated with

Also associated with

Rating

Method of controlling slope and dead time in an integrated... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of controlling slope and dead time in an integrated..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of controlling slope and dead time in an integrated... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3881230