Metal treatment – Compositions – Heat treating
Patent
1980-04-23
1982-02-16
Roy, Upendra
Metal treatment
Compositions
Heat treating
148187, 357 23, 357 52, 357 91, H01L 21263, H01L 2978, H01L 2704
Patent
active
043157815
ABSTRACT:
A process is provided for fabricating MOSFET devices having field source, gate and drain regions. The threshold voltage of both the channel and field regions of such devices is controlled by forming a comparatively thick oxide film on a semiconductor surface, defining enhancement mode transistor regions in the oxide film to expose portions of the semiconductor surface, implanting p-type ions under conditions such that the peak distribution of p-type atoms lies in the semi-conductor substrate just beneath the semiconductor/-oxide interface and counter-doping with n-type ions under conditions such that no implanted ions penetrate the oxide film. As a consequence, a desirably high threshold voltage is obtained in the field region, while a desirably low threshold voltage is obtained in the channel region. Depletion mode transistors are fabricated on the same wafer by masking the enhancement mode regions, defining depletion mode transistor regions in the oxide film to expose portions of the semiconductor surface and implanting n-type ions under conditions such that no ions penetrate the mask or oxide film. Metal gate or refractory gate technology is then employed to fabricate source, gate and drain regions and electrical contacts thereto. Parasitic conduction paths between neighboring transistors are substantially eliminated due to the peak distribution of p-type atoms in the field region.
REFERENCES:
patent: 3728161 (1973-04-01), Moline
patent: 3748187 (1973-07-01), Aubuchon et al.
patent: 3873372 (1975-03-01), Johnson
patent: 3891468 (1975-06-01), Ito et al.
patent: 3898105 (1975-08-01), Mai et al.
patent: 3899363 (1975-08-01), Dennard et al.
patent: 4011581 (1977-03-01), Kubo et al.
patent: 4021835 (1977-05-01), Etoh et al.
patent: 4052229 (1977-10-01), Pashley
patent: 4074301 (1978-02-01), Paivinen et al.
patent: 4078947 (1978-03-01), Johnson et al.
patent: 4080718 (1978-03-01), Richman
patent: 4140547 (1979-02-01), Shibata et al.
patent: 4144101 (1979-03-01), Rideout
patent: 4217149 (1980-08-01), Sawazaki
patent: 4218267 (1980-08-01), Maddox, Jr.
Collins David W.
Hughes Aircraft Company
MacAllister W. H.
Roy Upendra
LandOfFree
Method of controlling MOSFET threshold voltage with self-aligned does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of controlling MOSFET threshold voltage with self-aligned, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of controlling MOSFET threshold voltage with self-aligned will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-941554