Method of controlling a bit line for a content addressable...

Details Method of controlling a bit line for a content addressable... Method of controlling a bit line for a content addressable...

2006-12-26

2006-12-26

Phung, Anh (Department: 2824)

Static information storage and retrieval

Associative memories

Ferroelectric cell

C365S154000

Reexamination Certificate

active

07154764

ABSTRACT:
A bit line control circuit is coupled between a bit line of an associated Content Addressable Memory (CAM) Array and a supply voltage. The bit line control circuit adjusts the charge current for the bit line in response to a bit line control signal. For some embodiments, the bit line control circuit includes a dynamic component and a static component to control the bit line.

REFERENCES:
patent: 5966319 (1999-10-01), Sato
patent: 6075729 (2000-06-01), Ohhata et al.
patent: 6256241 (2001-07-01), Mehalel
patent: 6785179 (2004-08-01), Bull et al.
U.S. Appl. No. 10/394,983 entitled “Bit Line Control Circuit for a Content Addressable Memory” filed on Mar. 21, 2003.

Affiliated with

Also associated with

Rating

Method of controlling a bit line for a content addressable... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of controlling a bit line for a content addressable..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of controlling a bit line for a content addressable... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3694164