Fishing – trapping – and vermin destroying
Patent
1996-07-15
1997-01-28
Picardat, Kevin
Fishing, trapping, and vermin destroying
437189, 437228, 437235, H01L 2144
Patent
active
055977642
ABSTRACT:
A new method for forming small contacts and for planarizing the dielectric layer in the fabrication of an integrated circuit device is described. Semiconductor device structures are formed in and on a semiconductor substrate. A dielectric layer is deposited overlying the semiconductor device structures. The dielectric layer is covered with a photoresist mask and partially etched into to form first openings of a first width wherein the first openings do not contact the underlying semiconductor device structures. An oxide layer is deposited over the dielectric layer and within the first openings whereby second openings are formed having a second width smaller than the first width. The oxide layer is etched away whereby the second openings are extended through the dielectric layer to the underlying semiconductor device structures to form small contact openings having the second width and whereby the dielectric layer is planarized. A conducting layer is deposited and patterned to complete the formation of the small contacts and planarized dielectric layer in the fabrication of an integrated circuit device.
REFERENCES:
patent: 4775550 (1988-10-01), Chu et al.
patent: 4906592 (1990-03-01), Merenda et al.
patent: 4966867 (1990-10-01), Crotti et al.
patent: 5110763 (1992-05-01), Matsumoto
patent: 5219792 (1993-06-01), Kim et al.
patent: 5266525 (1993-11-01), Morozumi
patent: 5302551 (1994-04-01), Iranmanesh et al.
patent: 5397743 (1995-03-01), Jun et al.
patent: 5459105 (1995-10-01), Matsuura
patent: 5470793 (1995-11-01), Kalnitsky
patent: 5532188 (1996-07-01), Wright
Chien Rong-Wu
Koh Chao-Ming
Lin Yeh-Sen
Picardat Kevin
Pike Rosemary L. S.
Saile George O.
Vanguard International Semiconductor Corporation
LandOfFree
Method of contact formation and planarization for semiconductor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of contact formation and planarization for semiconductor , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of contact formation and planarization for semiconductor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-941272