Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Of specified configuration
Reexamination Certificate
2005-11-01
2005-11-01
Eckert, George (Department: 2815)
Active solid-state devices (e.g., transistors, solid-state diode
Combined with electrical contact or lead
Of specified configuration
C257S503000, C257S697000
Reexamination Certificate
active
06960837
ABSTRACT:
An integrated circuit, comprising: a predefined block of functional circuitry having a plurality of I/O pins; and a backside I/O pad electrically connected to each I/O pin through a backside via of the integrated circuit.
REFERENCES:
patent: 4617730 (1986-10-01), Geldermans et al.
patent: 5375042 (1994-12-01), Arima et al.
patent: 5406125 (1995-04-01), Johnson et al.
patent: 6075712 (2000-06-01), McMahon
patent: 6291272 (2001-09-01), Giri et al.
patent: 6617681 (2003-09-01), Bohr
Canale Anthony
Eckert George
International Business Machines - Corporation
Ortiz Edgardo
Schmeiser Olsen & Watts
LandOfFree
Method of connecting core I/O pins to backside chip I/O pads does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of connecting core I/O pins to backside chip I/O pads, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of connecting core I/O pins to backside chip I/O pads will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3505341