Method of computing multi-conductor parasitic capacitances for V

Details Method of computing multi-conductor parasitic capacitances for V Method of computing multi-conductor parasitic capacitances for V

1992-08-07

1995-09-19

Teska, Kevin J.

Boots, shoes, and leggings

364490, 395921, G06F 1560

Patent

active

054522242

ABSTRACT:
A method of computing parasitic capacitances between multiple electrical conductors within an electric circuit computes a division of the circuit's physical layout into a plurality of windows. The parasitic capacitances associated with the conductors of each window are computed, and the results for the various windows combined into a matrix of parasitic capacitances for the overall circuit. The windows are preferably overlapped, with the capacitance values for conductor pairs located in more than one window averaged. Complex polygons are fractured into simpler shapes by extending a ray from a vertex of the polygon to intersect an opposed segment, and defining the peripheries of the simpler elements as comprising the ray and respective different portions of the original polygon's periphery. Rays may be extended in a x,y pattern from multiple vertices of the polygon until a ray is located that extends through the polygon's interior, with the fracturing performed along that ray. Fracturing preferably continues until all of the elements are reduced to Manhattan-oriented rectangles or triangles. Where one element overlaps another element in another plane, fracturing is performed along a projection of the overlapping edge on the second element to reduce inaccuracies in the approximated charge density on the overlapped element.

REFERENCES:
patent: 4109029 (1978-08-01), Ozdemir et al.
patent: 4132898 (1979-01-01), Buelow et al.
patent: 4554625 (1985-11-01), Otten
patent: 4805113 (1989-02-01), Ishii et al.
patent: 4823278 (1989-04-01), Kikuchi et al.
patent: 4835705 (1989-05-01), Fujino et al.
patent: 4852015 (1989-07-01), Doyle, Jr.
patent: 4939681 (1990-07-01), Yokomizo et al.
patent: 4975854 (1990-12-01), Yabe
patent: 4978633 (1990-12-01), Seefeldt et al.
patent: 5062054 (1991-10-01), Kawakami et al.
patent: 5166888 (1992-11-01), Engeike
patent: 5175693 (1992-12-01), Kurosawa
patent: 5179525 (1993-01-01), Griffis et al.
patent: 5187668 (1993-02-01), Okude et al.
patent: 5197015 (1993-03-01), Hartoog et al.
Ruehli, Albert E. and Pierce A. Brennan, "Efficient Capacitance Calculations for Three-Dimensional Multiconductor Systems", IEEE Trnasactions on Microwave Theory and Techniques, vol. MTT-21, No. 2, Feb. 1973, pp. 76-82.
Sedgewick, Robert, "Algorithms", Aug. 1984, pp. 312-317, Addison-Wesley Publishing Company, Inc.
Janak, James F. and David D. Ling et al., "C3DSTAR: A 3D Wiring Capacitance Calculator", ICCAD-89 Digest (Nov. 1989), pp. 530-533.
van der Meijs, N. P. and A. J. van Genderen, "An Efficient Finite Element Method for Submicron IC Capacitance Extraction", 1989 26th ACM/IEEE Design Automation Conference, Paper 40.2, pp. 678-681.
Yoshida et al, "Panamap-B: A Mask Verification System For Bipolar IC", IEEE 1981, pp. 690-695.
McCormick, "EXCL: A Circuit Extractor For IC Designs" IEEE 1984, pp. 616-623.

Affiliated with

Also associated with

Rating

Method of computing multi-conductor parasitic capacitances for V does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of computing multi-conductor parasitic capacitances for V, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of computing multi-conductor parasitic capacitances for V will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1833674