Method of compacting data representations of hierarchical logic

Details Method of compacting data representations of hierarchical logic Method of compacting data representations of hierarchical logic

1995-12-15

1998-11-03

Teska, Kevin J.

Boots, shoes, and leggings

364489, H06F 1750

Patent

active

058318690

ABSTRACT:
An automatic process of compacting or "flattening" a hierarchical multi-level logic design for more efficient timing analysis purposes while using electronic design automation tools, the hierarchical multi-level logic design having at least one higher level logic design including at least one instance, but typically a plurality of instances, of a lower level logic design. The process includes creating a file for storing logic design data defining a lower level logic design and timing analysis input data for the lower level logic design, deleting selected logic design data from the file wherein the deleted data represents all internal paths and components of the lower level logic which are not connected to the higher level logic design, thereby leaving only data for external paths and components of the lower level logic design connected to the higher level logic design in the file. The file creation and internal path and component deletion steps are repeated for all lower level logic designs in the overall hierarchical multi-level logic design. Another file is created to hold the logic design data defining the higher level logic design and timing analysis input data for the higher level logic design. The modified logic design data and timing analysis data for the lower level logic designs in the lower level logic design files are automatically substituted into appropriate places in the file for the higher level logic design, thereby decreasing the size of the overall logic design data being processed for timing analysis purposes.

REFERENCES:
patent: 5168455 (1992-12-01), Hooper
patent: 5168563 (1992-12-01), Shenoy et al.
patent: 5249133 (1993-09-01), Batra
patent: 5262959 (1993-11-01), Chkoreff
patent: 5282147 (1994-01-01), Goetz et al.
patent: 5282148 (1994-01-01), Poirot et al.
patent: 5339253 (1994-08-01), Carrig et al.
patent: 5359523 (1994-10-01), Talbott et al.
patent: 5379231 (1995-01-01), Pillage et al.
patent: 5384710 (1995-01-01), Lam et al.
patent: 5396435 (1995-03-01), Ginetti
patent: 5402357 (1995-03-01), Schaefer et al.
patent: 5452228 (1995-09-01), Arakawa et al.
patent: 5535145 (1996-07-01), Hathaway
High-Level Modeling using Extended Timing Diagrams, Moeschler (1993).
Fast Timing Analysis of VLSI Circuits: A Dynamic and Hierarchical Approach, Blaquiere and Savaria (1991).

Affiliated with

Also associated with

Rating

Method of compacting data representations of hierarchical logic does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of compacting data representations of hierarchical logic , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of compacting data representations of hierarchical logic will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-697112