Method of communicating between modules in a decoding system

Details Method of communicating between modules in a decoding system Method of communicating between modules in a decoding system

2005-11-08

2005-11-08

Le, Vu (Department: 2613)

Pulse or digital communications

Bandwidth reduction or expansion

Television or motion video signal

C375S240230

Reexamination Certificate

active

06963613

ABSTRACT:
Means of communicating between modules in a decoding system. A variable-length decoding accelerator communicates with a core decoder processor via a co-processor interface. In one embodiment, other decoding accelerators, in addition to the variable-length decoder, are adapted to provide status data indicative of their status to a co-processor status register. In another embodiment, a decoding accelerator is controlled by providing commands to the accelerator via posted write operations and polling the accelerator to determine whether the command has been performed. In still another embodiment, a first hardware accelerator communicates with a core decoder processor via a co-processor interface and other decoding accelerators, in addition to the first hardware accelerator, are adapted to provide status data indicative of their status to a co-processor status register.

REFERENCES:
patent: 5469273 (1995-11-01), Demura
patent: 5684534 (1997-11-01), Harney et al.
patent: 6411333 (2002-06-01), Auld et al.
patent: 6445314 (2002-09-01), Zhang et al.
patent: 6538656 (2003-03-01), Cheung et al.
patent: 6771196 (2004-08-01), Hsiun
Chang et al, “Maximum entropy co-processor for computed tomography”, Custom Integrated Circuits Conference, IEEE, pp. 343-346, May 1994.
Martina et al, “Reconfigurable coprocessor based JPEG 2000 implementation”, ICECS 2001, IEEE, vol. 3, pp. 1227-1230, Sep. 2001.
U.S. Appl. No. 09/437,208 entitled “Graphics Display System”, filed Nov. 9, 1999, Inventor: Alexander G. MacInnis et al.
U.S. Appl. No. 09/641,374 entitled “Video, Audio And Graphics Decode, Composite And Display System”, filed Aug. 18, 2000, Inventor: Alexander G. MacInnis et al.
U.S. Appl. No. 09/641,936 entitled “Video And Graphics System With An MPEG Video Decoder For Concurrent Multi-Row Decoding”, filed Aug. 18, 2000, Inventor: Ramanujan K. Valmiki et al.
U.S. Appl. No. 09/643,223 entitled “Video And Graphics System With MPEG Specific Data Transfer Commands”, filed Aug. 18, 2000, Inventor: Ramanujan K. Valmiki et al.
U.S. Appl. No. 09/640,670 entitled “Video And Graphics System With Video Scaling”, filed Aug. 18, 2000, Inventor: Alexander G. MacInnis et al.
U.S. Appl. No. 09/641,930 entitled “Video And Graphics System With A Video Transport Processor”, filed Aug. 18, 2000, Inventor: Ramanujan K. Valmiki et al.
U.S. Appl. No. 09/641,935 entitled “Video And Graphics System With Parallel Processing Of Graphics Windows”, filed Aug. 18, 2000, Inventor: Alexander G. MacInnis et al.
U.S. Appl. No. 09/642,510 entitled “Video And Graphics System With A Single-Port RAM”, filed Aug. 18, 2000, Inventor: Xiaodong Xie.
U.S. Appl. No. 09/642,458 entitled “Video And Graphics System With An Integrated System Bridge Controller”, Inventor: Alexander G. MacInnis et al.

Affiliated with

Also associated with

Rating

Method of communicating between modules in a decoding system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of communicating between modules in a decoding system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of communicating between modules in a decoding system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3502224