Boots – shoes – and leggings
Patent
1996-05-24
1999-05-04
Trans, Vincent N.
Boots, shoes, and leggings
364578, G06F 1750
Patent
active
059010614
ABSTRACT:
A method of using a fet level simulator to check for races in a digital design. The method comprises varying digital design models input into the simulator. Each model comprises a clock gater circuit producing clocks with differing overlaps and dead times. Raw data files corresponding to each model input are generated by the fet level simulator. The raw data files preferably comprise lists of node values with corresponding time stamps. Corresponding latch node values in the raw data files are compared to identify the nodes of a circuit which are affected by races. Identifying affected latch nodes allows a race's root cause to be quickly pinpointed. Vector inputs to the fet level simulator may be varied. If vector inputs are varied, comparison of the raw data files comprises comparing the files generated for differing models with common vector inputs. Apparatus for implementing the above method is also disclosed. The method and apparatus provide for increased race coverage, and decrease the time and effort required to debug races once their presence is identified.
REFERENCES:
patent: 3633100 (1972-01-01), Hellwell et al.
patent: 5124572 (1992-06-01), Mason et al.
patent: 5306962 (1994-04-01), Lamb
patent: 5463561 (1995-10-01), Razdan
patent: 5507029 (1996-04-01), Granato et al.
Gaddis Neela Bhakta
Lotz Jonathan
Naffziger Samuel D.
Hewlett--Packard Company
Trans Vincent N.
LandOfFree
Method of checking for races in a digital design does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of checking for races in a digital design, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of checking for races in a digital design will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1874468