Method of and system for providing access to bus in multi-proces

Details Method of and system for providing access to bus in multi-proces Method of and system for providing access to bus in multi-proces

1991-09-17

1994-10-25

Ray, Gopal C.

Boots, shoes, and leggings

36424292, 364DIG1, 36493701, 3649405, 364DIG2, G06F 13368, G06F 1337

Patent

active

053597168

ABSTRACT:
A system for securing a bus for a multi-processor system includes a plurality of processors connected in a closed loop so that each processor has a bus arbitration input signal output from the preceding processor and a bus arbitration output signal output to the following processor. The processor is judged to have the right to secure the bus when an exclusive logical sum of the bus arbitration input and output signals is a logical "1" and to have no right to secure the bus when the exclusive logical sum is a logical "0". The processor, when it is judged to have the right to secure the bus, reverses its bus arbitration output signal so as to abandon its own right to secure the bus and transfer the right to secure the bus to the following processor.

REFERENCES:
patent: 4412281 (1983-10-01), Works
patent: 4621342 (1986-11-01), Capizzi et al.
patent: 5073871 (1991-12-01), Uchida et al.

Affiliated with

Also associated with

Rating

Method of and system for providing access to bus in multi-proces does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of and system for providing access to bus in multi-proces, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of and system for providing access to bus in multi-proces will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-142340