Boots – shoes – and leggings
Patent
1993-06-29
1995-08-08
Teska, Kevin J.
Boots, shoes, and leggings
364488, 364489, 364490, G06F 1750
Patent
active
054404975
ABSTRACT:
In an automatic layout system each signal path is represented in a binary form by its connection points with top, right, bottom and left bus cells on an integrated circuit. A bit-by-bit comparator uses preset table data in a read-only memory to investigate each possible combination of the signal paths in order to select the signal paths that can share a common bus channel. A coordinate comparator uses another preset table data to check whether the selected signal path combination satisfy further conditions of channel sharing. If so, the signal path combination is treated as a single new signal path, which is again investigated to find further possible channel sharing. In a final list of signal paths supplied to a bus cell layout circuit, all of the signal paths that can share a common bus channel are represented as one signal path.
REFERENCES:
patent: 4593362 (1986-06-01), Bergeron et al.
patent: 4811237 (1989-03-01), Putatunda et al.
patent: 4823276 (1989-04-01), Hiwatashi
patent: 4903214 (1990-02-01), Hiwatashi
patent: 5065355 (1991-11-01), Hayase
patent: 5187671 (1993-02-01), Cobb
patent: 5210701 (1993-05-01), Hana et al.
patent: 5212653 (1993-05-01), Tanaka
patent: 5295082 (1994-03-01), Chang et al.
Garbowski Leigh Marie
Mitsubishi Semiconductor America Inc.
Teska Kevin J.
LandOfFree
Method of and system for laying out bus cells on an integrated c does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of and system for laying out bus cells on an integrated c, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of and system for laying out bus cells on an integrated c will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-976346