Method of and system for automatically generating network diagra

Details Method of and system for automatically generating network diagra Method of and system for automatically generating network diagra

1992-01-13

1995-05-16

Teska, Kevin J.

Boots, shoes, and leggings

364488, G06F 1560

Patent

active

054167213

ABSTRACT:
In network charts such as logic circuit diagrams, the present invention makes it possible to perform level assignment of nodes efficiently and universally. A method for assigning levels to nodes according to the present invention includes a first step of dividing a network chart or a logic circuit into strongly connected components, a second step of providing all arcs with weights for every node of the above described strongly connected components having at least two nodes so that the inflow of arc weight may become equivalent to the outflow thereof, a third step of detecting an arc for which the weight in the above described strongly connected component becomes the maximum, and a fourth step of determining a disconnection point of a loop out of arcs for which the above described weights become the maximum or becomes its proportionate magnitude. All loops included in the network chart are thus removed.

REFERENCES:
patent: 4918614 (1990-04-01), Modarres et al.
patent: 5050091 (1991-09-01), Rubin
patent: 5111413 (1992-05-01), Lazansky et al.
patent: 5168563 (1992-12-01), Shenoy et al.
Robert Sedgewick; "Algorithms in C"; pp. 480-499; .COPYRGT.1990.
I. Shoten, "Iwanami Course of Lectures-Information Engineering 10: Fundamental Algorithm", pp. 52-61, 1983.
"Exercise of Graph Theory: Foundation and Application", Corona Publishing Co., Ltd., pp. 158-165, 1983.
Kojima, et al, "A Schematic-Generator for Logic Design," Technical Report GAS 84-134 of The Institutes of Electronics and Communication Engineers of Japan, pp. 47-54, 1984.
30th National convention Record (First Term of 1985) of Information Processing Society of Japan, pp. 1901-1904 and 1973-1974.
Chun, et al, "Vision: VHDL Induced Schematic Imaging on Net-Lists," 24th ACM/IEEE Design Automation Conference, Paper 25.4, pp. 436-442, 1987.
May, et al, "Placement and routing for logic schematics," Computer-aided Design, vol. 15, No. 3, pp. 115-122, May 1983.
Kumar, et al, "Automatic Generation of Digital Systems Schematic Diagrams," IEEE Design & Test of Computers, vol. 3, No. 1, pp. 58-65, Feb. 1986.

Affiliated with

Also associated with

Rating

Method of and system for automatically generating network diagra does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of and system for automatically generating network diagra, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of and system for automatically generating network diagra will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-643158