Method of and means for in-line testing of a memory operating in

Details Method of and means for in-line testing of a memory operating in Method of and means for in-line testing of a memory operating in

1976-10-08

1977-09-20

Atkinson, Charles E.

Registers

Transfer mechanism

Traveling pawl

235153AM, G11C 2900, G06F 1110

Patent

active

040499561

ABSTRACT:
A read/write memory of n stages, periodically addressed in a recurrent scanning cycle of n time slots in which binary words are written in and read out from respective stages, is connected to a data-handling network by way of a writing multiple and a reading multiple each traversing a respective selective inverter, i.e., an upstream inverter in the writing multiple and a downstream inverter in the reading multiple. The two inverters are controlled by a generator of pseudo-random binary signals, unrelated to those processed in the data-handling network, having an operating cycle coextensive with a scanning cycle. Depending on the character of the control signals issuing from this pseudo-random generator during each cycle, the two selective inverters pass the bits of their incoming words either in their original or in a complemented form; with words written in a memory stage in one cycle read out in the immediately following cycle, the control signals delivered to the two inverters are identical but staggered by one cycle so that the words appearing in the output of the downstream inverter match those fed into the upstream inverter in the preceding cycle when the memory operates properly. Under certain circumstances, when a memory stage is addressed out of turn so that loading and reading of its contents occur successively in the same cycle, the staggering of the two control signals is canceled. Malfunctions of the memory are detected by parity checks carried out on the words traveling along the reading multiple to the downstream inverter; an alarm signal is emitted upon the occurrence of an error in the same bit position in two consecutive cycles.

REFERENCES:
patent: 3719929 (1973-03-01), Fay et al.
patent: 3727039 (1973-04-01), Baker et al.
patent: 3768071 (1973-10-01), Knauft et al.
patent: 3789204 (1974-01-01), Barlow
patent: 3949205 (1976-04-01), Hubert et al.

Affiliated with

Also associated with

Rating

Method of and means for in-line testing of a memory operating in does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of and means for in-line testing of a memory operating in, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of and means for in-line testing of a memory operating in will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-672894