Pulse or digital communications – Repeaters – Testing
Patent
1989-10-02
1990-11-27
Safourek, Benedict V.
Pulse or digital communications
Repeaters
Testing
375118, 328162, H04B 346
Patent
active
049742345
ABSTRACT:
A process and circuit for measuring the jitter modulation of a digital signal in which first pulses, which are derived from certain pulse flanks of the jitter-associated digital signal, and second pulses of a jitterfree reference clock pulse, which are derived from the bit repetition frequency of the jitter-associated digital signal, are subjected to a phase comparison. A reference clock pulse is generated with a pulse-repetition frequency nf.sub.B =f.sub.T corresponding to a multiple n of the bit repetition frequency f.sub.B of the digital signal and each bit period with a duration T.sub.B =1
f.sub.B is divided into n partial periods each having a duration t=T.sub.B
=1
f.sub.B. The ramp generator (5) is started upon the application of a release signal once in each bit clock period p partial periods after the end of that partial period in which appears the predetermined pulse flank of the digital signal (DS), where p=0, 1, 2, . . . <n. The ramp length of the sawtooth signal (S3) is slightly longer than one partial period (about 1.5 partial periods). The sampling pulse (S4) is delayed with respect to the predetermined pulse flank of the digital signal (DS) by p+1 partial periods. A coarse phase value is determined by the ordinal value of that partial period in which the predetermined pulse flank appears and after the passage of p partial periods the release signal is applied to the ramp generator (5). An alternating component of the sampled and held ramp signal and the coarse phase value are added to yield the measurement of the jitter modulation.
REFERENCES:
patent: 3496536 (1970-02-01), Wheeler et al.
patent: 3771059 (1973-11-01), Butler et al.
patent: 3916307 (1975-10-01), Hekimian
patent: 3985955 (1976-10-01), Blass et al.
patent: 4694468 (1987-09-01), Cullum
patent: 4800571 (1989-01-01), Konishi
Specification for Instrumentation to Measure Timing Jitter on Digital Equipment; Fascicle IV.4-Rec.0.1/1; pp. 147-155.
Halbleiter-Schaltungstechnik; U. Tietze & Ch.Schenk; Springer Verlag, Berlin, Heidelberg, New York, Tokyo 1985; 4 pages.
Chin Stephen
Dubno Herbert
Safourek Benedict V.
Wandel & Golterman GmbH & Co.
LandOfFree
Method of and circuit for the measurement of jitter modulation o does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of and circuit for the measurement of jitter modulation o, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of and circuit for the measurement of jitter modulation o will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1037765