Method of and circuit for reducing distortion in a power...

Amplifiers – Hum or noise or distortion bucking introduced into signal...

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

Reexamination Certificate

active

07737779

ABSTRACT:
An integrated circuit having a circuit for reducing distortion in a power amplifier is disclosed. The integrated circuit comprises a predistortion circuit coupled to receive a signal to be amplified; sample capture buffers coupled to an output of the predistortion circuit and an input/output port of the integrated circuit; and an estimator circuit coupled to the sample capture buffers, wherein the estimator circuit generates parameters for the predistortion circuit based upon the output of the predistortion circuit and an output of the power amplifier received at the input/output port of the integrated circuit. A method of reducing distortion in a power amplifier is also disclosed.

REFERENCES:
patent: 5867065 (1999-02-01), Leyendecker
patent: 6794936 (2004-09-01), Hsu et al.
patent: 6798843 (2004-09-01), Wright et al.
patent: 6998909 (2006-02-01), Mauer
patent: 7151405 (2006-12-01), Nezami
patent: 7269231 (2007-09-01), Ding et al.
patent: 7348844 (2008-03-01), Jaenecke
patent: 2003/0063686 (2003-04-01), Giardina et al.
patent: 2008/0157819 (2008-07-01), Bhandari et al.
patent: 2008/0157869 (2008-07-01), Bhandari et al.
patent: 2008/0157870 (2008-07-01), Bhandari et al.
U.S. Appl. No. 12/201,633, filed Aug. 29, 2008, Summerfield.
U.S. Appl. No. 12/201,642, filed Aug. 29, 2008, Summerfield.
U.S. Appl. No. 12/201,706, filed Aug. 29, 2008, Summerfield.
U.S. Appl. No. 12/201,718, filed Aug. 29, 2008, Barnes et al.
Altera Corporation, “Digital Predistortion Reference Design,” copyright 1995-2008, pp. 1-2, available at URL: http://www.altera.com/support/refdesigns/sys-sol/wireless/ref-dig-predis.html or from Altera Corporation, 101 Innovation Drive, San Jose, California 95134.
Altera Corporation, “Digital Predistortion,” copyright 1995-2008, pp. 1-4, available at URL: http://www.altera.com/end-markets/wireless/advanced-dsp/predistortion/wir-digital-predistortion.html or from Altera Corporation, 101 Innovation Drive, San Jose, California 95134.
Altera Corporation, “Digital Predistortion Reference Design,” Application Note AN-314-1.0, Jul. 2003, pp. 1-46, available from Altera Corporation, 101 Innovation Drive, San Jose, California 95134.
Ding, Lei et al., “A Hammerstein Predistortion Linearization Design Based on the Indirect Learning Architecture,”Proc. of the 2002 IEEE International Conference on Acoustics, Speech&Signal Processing, May 13, 2002, pp. III-2689-III-2692, vol. 3, IEEE., Piscataway, New Jersey, USA.
Gilabert, Pere L. et al., “Multi-Lookup Table FPGA Implementation of an Adaptive Digital Predistorter for Linearizing RF Power Amplifiers With Memory Effects,”IEEE Transactions on Microwave Theory and Techniques, Feb. 1, 2008, pp. 372-384, vol. 56, No. 2, IEEE, Piscataway, New Jersey, USA.
Kwan, Andrew et al., “Automating the Verification of SDR Base band Signal Processing Algorithms Developed on DSP/FPGA Platform,”Proc. of the 2006 IEEE Workshop on Signal Processing Systems Design and Implementation, Oct. 1, 2006, pp. 5-9, IEEE, Piscataway, New Jersey, USA.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method of and circuit for reducing distortion in a power... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of and circuit for reducing distortion in a power..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of and circuit for reducing distortion in a power... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-4185012

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.