Pulse or digital communications – Spread spectrum – Direct sequence
Patent
1989-06-05
1991-06-18
Safourek, Benedict V.
Pulse or digital communications
Spread spectrum
Direct sequence
377 52, H04L 7033
Patent
active
050254618
ABSTRACT:
A local bit clock having the frequency of the signal to be received is generated at the receiving end by means of a clock generator (TG) and a counter (Z). A phase evaluation logic (PAL) evaluates the time position of the leading edge of a received pulse in comparison with a predetermined time position of the effective pulse edge of the local bit clock. In the synchronous case, the effective pulse edge is located at the center of the received pulse (center-of-bit sampling). Because of nonideal line properties, the duration of the received pulses may differ from the desired value. To be able to distinguish a momentary edge drift of a received pulse (pulse too short or too long) from an actual phase shift, the time positions of the leading and trailing edges of each pulse are determined. If a pulse is too short or too long but symmetrical with respect to the predetermined time position of the effective pulse edge of the local bit clock, this indicates a momentary edge drift, so that no phase correction is necessary.
REFERENCES:
patent: 3668315 (1972-06-01), Heitzman
patent: 3697689 (1972-10-01), Gibson
patent: 4546394 (1985-10-01), Yamamoto
patent: 4896337 (1990-01-01), Bushy, Jr.
ALCATEL N.V.
Safourek Benedict V.
LandOfFree
Method of and circuit arrangement for recovering a bit clock fro does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of and circuit arrangement for recovering a bit clock fro, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of and circuit arrangement for recovering a bit clock fro will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-149909