Pulse or digital communications – Spread spectrum – Direct sequence
Patent
1987-08-07
1989-03-28
Griffin, Robert L.
Pulse or digital communications
Spread spectrum
Direct sequence
375113, 375114, H04L 704
Patent
active
048171174
ABSTRACT:
For synchronizing a data block in a receiver, there are transmitted consecutively and prior to the data block: a first bit sequence of alternating "0" and "1" levels for determining the bit clock and a second bit sequence for determining the block synchronization by correlation. In known methods of determining the bit clock, the phase range of the individual bits of the received digital signal is divided into sub-intervals and the phase position of the bit clock is determined on account of the number of edges in these sub-intervals. In order to avoid fading and phase jitter having a detrimental effect on the bit synchronism, more specifically when transmitting through radio transmission links, N-phase-shifted clocks having the same clock frequency are generated in the receiver by means of which the first bit sequence is sampled. The clock for which the number of sample-value changes of the first bit sequence is established as having a predeterminable minimum value during a predeterminable time-interval is utilized as the phase synchronous bit clock.
REFERENCES:
patent: 3591720 (1969-10-01), Othmer
patent: 4312074 (1982-01-01), Pautler et al.
patent: 4541104 (1985-09-01), Hirosaki
patent: 4594728 (1986-06-01), Niquel et al.
patent: 4663765 (1987-05-01), Sutphin et al.
Behr Christian
Blasius Rainer
Ranner Georg
Tasto Manfred
Barschall Anne E.
Briody Thomas A.
Chin Stephen
Griffin Robert L.
Haken Jack E.
LandOfFree
Method of and circuit arrangement for ensuring bit synchronizati does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of and circuit arrangement for ensuring bit synchronizati, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of and circuit arrangement for ensuring bit synchronizati will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1665882