Boots – shoes – and leggings
Patent
1987-07-09
1989-02-14
Harkcom, Gary V.
Boots, shoes, and leggings
G06F 1116, G06F 930, G06F 1316
Patent
active
048051063
ABSTRACT:
To lock use of shared information to itself in a multiprocessor system (100) having two independently and asynchronously operating processors (101, 111) whose main store units (102, 112) duplicate each other's contents, a processor must cause an atomic read-modify-write (RMW) operation to be executed on a semaphore in the duplicated main store units of both processors. To properly order execution of multiple such RMW operations, arbiters (106, 116) of system buses (105, 115) of the two processors communicate over an interarbiter channel (121). The arbiter of a source processor that wishes to perform an RMW operation notifies the other processor's arbiter over the interarbiter channel. Simultaneous attempts at notification by both arbiters are resolved in favor of one of them that is designated the master. The notifying arbiter prevents its processor from performing another RMW operation until the one RMW operation has completed thereon, but permits other operations to proceed normally. The notified arbiter prevents its processor from performing another RMW operation until the one RMW operation has been transferred via interprocessor links (107, 117) and bus (120) from the source processor to the notified arbiter's processor and has been performed thereon, but permits other operations to proceed normally. Thus multiple RMW operations are performed on both processors in the same order asynchronously and without impacting performance of other operations.
REFERENCES:
patent: 3623014 (1971-11-01), Doelz et al.
patent: 3833798 (1974-09-01), Huber et al.
patent: 3889237 (1975-06-01), Alferness et al.
patent: 4015426 (1977-03-01), Hopkins, Jr. et al.
patent: 4187538 (1980-02-01), Douglas et al.
patent: 4205373 (1980-05-01), Shah et al.
patent: 4257099 (1981-03-01), Appelt
patent: 4363094 (1982-12-01), Kaul et al.
patent: 4363096 (1982-12-01), Comfort et al.
patent: 4370708 (1983-01-01), Bruce et al.
patent: 4371754 (1983-02-01), De et al.
patent: 4371928 (1983-02-01), Barlow et al.
patent: 4374414 (1983-02-01), Comfort et al.
patent: 4400775 (1983-08-01), Nozaki et al.
patent: 4466098 (1984-08-01), Southard
patent: 4545015 (1985-10-01), Baunach et al.
patent: 4562535 (1985-12-01), Vincent et al.
patent: 4580243 (1986-04-01), Renner et al.
patent: 4594657 (1986-06-01), Byrns
patent: 4604694 (1986-08-01), Hough
patent: 4608688 (1986-08-01), Hansen et al.
patent: 4621318 (1987-02-01), Maeda
patent: 4636942 (1987-01-01), Chen et al.
IBM "System/370 Principles of Operation", pp. 7-12 to 14 and 7-39.
I. K. Hetherington et al., "3B20D Processor Memory Systems", The Bell System Technical Journal, V. 62, No. 1, (1-1983), pp. 207-220.
Y. Lee et al., "Design and Evaluation of a Fault-Tolerant Multiprocessor Using Hardware Recovery Blocks", IEEE Transactions on Computers, V. C-33, No. 2 (2-1984), pp. 113-124.
T. Hirota et al., "Computer-Aided Design of Software Module: Validity of Concurrent Processing on On-Line File", Proceedings of 3d U.S.A.-JAPAN Computer Conference, (10-12 Oct. 1978, NY), pp. 220-224.
N. T. Christensen, "Programmable Priority Mechanism" IBM Technical Disclosure Bulletin, vol. 17, No. 7 (12-74).
Z. Kohavi, Switching and Finite Automata Theory, (2d ed.), McGraw-Hill, 1978, Ch. 9.
J. Klir and L. Seidl, Synthesis of Switching Circuits, Gordon and Breach Science Pubs., 1968, pp. 203-205.
M. Mano, Computer Logic Design, Prentice-Hall, Inc., 1972, Ch. 7.
American Telephone and Telegraph Company AT&T Bell Laboratories
Anderson Lawrence E.
Harkcom Gary V.
Volejnicek David
LandOfFree
Method of and arrangement for ordering of multiprocessor operati does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of and arrangement for ordering of multiprocessor operati, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of and arrangement for ordering of multiprocessor operati will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1370924