Patent
1976-01-30
1978-01-10
Stewart, David L.
179 15AT, H04J 316, H04J 1104
Patent
active
040680983
ABSTRACT:
A method of and an apparatus is disclosed for economically addressing memory positions in a switch memory of a transit exchange for the transfer of synchronous data signals between incoming and outgoing TDM links comprising data channels of several data rates, each constituting a multiple of a basic rate derived from the number of time slots in a TDM frame. The data signals are stored in a switch memory having a memory position for each of the data channels in the incoming links and are then transferred to a buffer memory having a memory position for each time slot of the data channels in the outgoing links before they are sent out on these links. The memory writing as well as the reading occurring at a repetition rate determined by the data rate of the respective data channel. The data signals are written into the switch memory by the aid of an address calculator including a structure memory for the storage of information indicating the allocation of time slots to the various data channels of each link, which information is common to all links of the same type, and a type memory for the storage of type designations where the relevant type designation is addressed by means of the identity number of the link.
REFERENCES:
patent: 3458659 (1969-07-01), Sterning
patent: 3678205 (1972-07-01), Cohen
patent: 3740483 (1973-06-01), Pedersen
patent: 3856993 (1974-12-01), Closs
patent: 3859467 (1975-01-01), Borgstrom
patent: 3922494 (1975-11-01), Cooper
patent: 3934093 (1976-01-01), Thyselius
Stewart David L.
Telefonaktiebolaget L M Ericsson
LandOfFree
Method of and arrangement for addressing a switch memory in a tr does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of and arrangement for addressing a switch memory in a tr, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of and arrangement for addressing a switch memory in a tr will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2272668