Boots – shoes – and leggings
Patent
1995-08-17
1998-10-13
Teska, Kevin J.
Boots, shoes, and leggings
364578, G06F 1700
Patent
active
058225676
ABSTRACT:
A simulator speedily simulates an integrated circuit. The simulator has a digital simulator for simulating a digital part of the integrated circuit in each of sections divided from a total simulation time, an analog simulator for simulating an analog part of the integrated circuit in each of the sections, and a controller for controlling the digital and analog simulators. The controller determines for each of the sections whether or not the analog part must be simulated in the section and omits the simulation of the analog part in the section if it is determined not to simulate the analog part in the section.
REFERENCES:
patent: 4792913 (1988-12-01), Buckland et al.
patent: 4985860 (1991-01-01), Vlach
patent: 5105373 (1992-04-01), Rumsey et al.
patent: 5481484 (1996-01-01), Ogawa et al.
"Simulation Techniques for Mixed Analog/Digital Circuits" Acona, IEEE Journal Solid State Circuits, Apr. 2, 1990, pp. 353-363.
"A mixed mode simulator for Digital/Analog VLSI Circuits . . . ", Young-Hyun et al, 1991 IEEE, pp. 2383-2386.
"Mixed Mode Circuit Simulator SPLIT2.1" Nishigaki et al, 1994 IEEE pp. 9-12 .
Kabushiki Kaisha Toshiba
Roberts A. S.
Teska Kevin J.
LandOfFree
Method of and apparatus for simulating integrated circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of and apparatus for simulating integrated circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of and apparatus for simulating integrated circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-324350