Miscellaneous active electrical nonlinear devices – circuits – and – Specific identifiable device – circuit – or system – Unwanted signal suppression
Patent
1997-05-08
1999-07-20
Le, Dinh
Miscellaneous active electrical nonlinear devices, circuits, and
Specific identifiable device, circuit, or system
Unwanted signal suppression
327552, 327556, H03K 500, H03H 1104
Patent
active
059260637
ABSTRACT:
A method of and apparatus for selectively engaging an internal trap filter and implementing an external trap filter through a single pin routes a separate luminance signal through the pin or through an internal trap filter based on the logical voltage level at the pin. When implementing an external trap filter the external components comprising the filter are coupled between the pin and ground and a voltage level of the pin is maintained at a logical low voltage level. When the pin is at a logical low voltage level, two path switches are closed and the separate luminance signal is routed through the pin to be filtered by the external trap filter. The internal trap filter is engaged by coupling a precision resistor between the pin and a power supply voltage thereby pulling the voltage level of the pin to a logical high voltage level and opening the two path switches to bypass the pin and route the separate luminance signal through an internal trap filter. When the voltage level of the pin is at a logical high voltage level, a bias switch is closed thereby providing a bias current, created from the voltage drop across the precision resistor, to the internal trap filter. The internal trap filter is activated by the bias current and filters the separate luminance signal according to the value of the bias current, before the separate luminance signal is combined with the separate chrominance signal. The value of the bias current is controlled by the value of the precision resistor.
REFERENCES:
patent: 3820157 (1974-06-01), Pritchard et al.
patent: 3932819 (1976-01-01), Spencer
patent: 3963992 (1976-06-01), Hekimian et al.
patent: 4077047 (1978-02-01), Yamagiwa
patent: 4101927 (1978-07-01), Isono et al.
patent: 4157565 (1979-06-01), Kuniyoshi et al.
patent: 4163253 (1979-07-01), Morio et al.
patent: 4163989 (1979-08-01), Akazawa et al.
patent: 4165524 (1979-08-01), Ninomiya
patent: 4238852 (1980-12-01), Iga et al.
patent: 4287529 (1981-09-01), Tatami et al.
patent: 4382198 (1983-05-01), Ishijima et al.
patent: 4700239 (1987-10-01), Yoshinaka et al.
patent: 4748628 (1988-05-01), Moriwaki
patent: 4924115 (1990-05-01), Yazdy
patent: 4930004 (1990-05-01), Yamamoto et al.
patent: 5032915 (1991-07-01), Ichimura
Nayebi Mehrdad
Ngo Duc
Le Dinh
Sony Corporation
Sony Electronics Inc.
LandOfFree
Method of and apparatus for selectively engaging an internal tra does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of and apparatus for selectively engaging an internal tra, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of and apparatus for selectively engaging an internal tra will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1325079