Coded data generation or conversion – Analog to or from digital conversion – Analog to digital conversion
Reexamination Certificate
2007-11-02
2009-12-15
Barnie, Rexford N (Department: 2819)
Coded data generation or conversion
Analog to or from digital conversion
Analog to digital conversion
C341S155000
Reexamination Certificate
active
07633423
ABSTRACT:
A method and apparatus for reducing settling time of a switched capacitor amplifier. The method includes disconnecting first and second capacitors from an amplifier. When the first and second capacitors are disconnected from the amplifier, they are charged by respective first and second input signals. The apparatus includes a plurality of sampling capacitors, each configured to sample a respective one of a plurality of signals during a sampling phase, an amplifier, and a plurality of decoupling switches configured to isolate the sampling capacitors from the amplifier during the sampling phase and to connect the plurality of sampling capacitors to the amplifier during the amplifying phase.
REFERENCES:
patent: 5631853 (1997-05-01), Miller et al.
patent: 5892473 (1999-04-01), Shin
patent: 6509790 (2003-01-01), Yang
patent: 7265703 (2007-09-01), Sasaki et al.
patent: 2003/0020530 (2003-01-01), Lee et al.
patent: 2004/0008133 (2004-01-01), Manganaro
patent: 2004/0070917 (2004-04-01), Michalski
patent: 2005/0073351 (2005-04-01), Ko et al.
patent: 2005/0073452 (2005-04-01), Manganaro
patent: 2005/0134368 (2005-06-01), Chandrasekaran
patent: 2005/0270210 (2005-12-01), Arslan
patent: 2006/0119412 (2006-06-01), Wei
patent: 2006/0255780 (2006-11-01), Sihvola
patent: 2006/0290406 (2006-12-01), Yeh
patent: 2007/0030059 (2007-02-01), Forbes et al.
patent: 2007/0035434 (2007-02-01), Tachibana et al.
patent: 2006295593 (2006-10-01), None
patent: WO 2007/005407 (2007-01-01), None
B. R. Schiffer et al., “An Active Charge Cancellation System for Switched-Capacitor Sensor Interface Circuits”, IEEE Journal, vol. 33, No. 12, Dec. 1998, pp. 2134-.
L. Dai et al., “CMOS Switched-Op-Amp-Based Sample-and-Hold Circuit”, IEEE Journal, vol. 35, No. 1, Jan. 2000, pp. 109-.
R. C. Yen et al., “A MOS Switched-Capacitor Instrumentation Amplifier”, IEEE Journal, vol. SC-17, No. 6, Dec. 1982, pp. 1008-.
Y. Fujimoto et al., “A Low-Power Switched-Capacitor Variable Gain Amplifier”, IEEE Journal, vol. 39, No. 7, Jul. 2004, pp. 1213-.
Barnie Rexford N
Lauture Joseph
Micro)n Technology, Inc.
Ratner & Prestia
LandOfFree
Method of and apparatus for reducing settling time of a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of and apparatus for reducing settling time of a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of and apparatus for reducing settling time of a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4077071