Static information storage and retrieval – Powering
Patent
1989-10-04
1991-12-17
Bowler, Alyssa H.
Static information storage and retrieval
Powering
365227, 365193, 365194, 36518908, 3072723, G11C 11406, G11C 514
Patent
active
050738747
ABSTRACT:
A clock generator circuit of a dynamic RAM comprises a power-on reset circuit and an NOR gate connected to a RAS terminal and the reset circuit. In operation, the powre-on reset circuit generates a one-shot pulse immediately after the power supply is turned on. During a period of a pulse width of the one-shot pulse, this clock generator circuit operates as if it receives a high-level RAS signal and, as a result, it is possible to reduce an excessive current flowing into the dynamic RAM at the time of turning on the power supply.
REFERENCES:
patent: 3562555 (1967-09-01), Ahrons
patent: 4174541 (1979-01-01), Schmitz
patent: 4216389 (1980-08-01), Carter
patent: 4398102 (1983-08-01), Stewart
patent: 4409501 (1983-10-01), Eikerman et al.
patent: 4422163 (1983-12-01), Oldenkamp
patent: 4451742 (1981-05-01), Aswell
patent: 4578774 (1986-03-01), Muller
patent: 4654829 (1984-12-01), Jiang et al.
patent: 4712196 (1985-10-01), Uesugi
patent: 4777626 (1988-10-01), Matsushita et al.
patent: 4788454 (1988-11-01), Tanagawa et al.
patent: 4849654 (1987-07-01), Okada
patent: 4864541 (1989-09-01), Marquot
patent: 4874965 (1989-10-01), Compardo et al.
patent: 4886984 (1989-12-01), Nakaoka
patent: 4900950 (1990-02-01), Dubujet
"A Reliable 1-Mbit DRAM with a Multi-Bit-Test Mode" by M. Kumanoya et al., IEEE Journal for Solid-State Circuits, vol. SC 20, No. 5 (Oct. 1985) pp. 909-913.
"A Fast 256KX4 CMOS DRAM with a Distributed Sense and Unique Restore Circuit" by H. Miyamoto et al., IEEE Journal of Solid-State Circuits, vol. SC 22, No. 5 (Oct. 1987) pp. 861-867.
"Principles of CMOS VLSI Design, A Systems Perspective", by N. Weste et al., Addison-Wesley Publishing Co., 1985, pp. 227-229.
Miyamoto Hiroshi
Yamada Michihiro
Bowler Alyssa H.
Mitsubishi Denki & Kabushiki Kaisha
LandOfFree
Method of and apparatus for reducing current of semiconductor me does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of and apparatus for reducing current of semiconductor me, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of and apparatus for reducing current of semiconductor me will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-838808