Boots – shoes – and leggings
Patent
1993-11-08
1996-02-20
Teska, Kevin J.
Boots, shoes, and leggings
364490, 364488, 364489, G06F 1750
Patent
active
054935105
ABSTRACT:
A method of and an apparatus for placing blocks in a semiconductor integrated circuit determined the placement of a plurality of blocks having different sizes. An externally contacting frame is set for the plurality of blocks initially placed in such a manner as to eliminate overlapping between the blocks. The blocks are moved by compressing the externally contacting frame by a predetermined length in a first direction, and the blocks in which overlapping has consequently occurred are moved, or deformed without changing their areas. Further, the blocks are moved by compressing the externally contacting frame by a predetermined length in a second direction perpendicular to the first direction, and the blocks in which overlapping has consequently occurred are moved, or deformed without changing their areas. The compression is repeated in the two directions until a target size is obtained.
REFERENCES:
patent: 4500963 (1985-02-01), Smith et al.
patent: 4593362 (1986-06-01), Bergeron et al.
patent: 4613940 (1986-09-01), Shenton et al.
patent: 4615011 (1986-09-01), Linsker
patent: 4630219 (1986-12-01), DiGiacomo et al.
patent: 4754408 (1988-06-01), Carpenter et al.
patent: 4805113 (1989-02-01), Ishii et al.
patent: 4858143 (1989-08-01), Fournier
patent: 4908772 (1991-03-01), Chi
patent: 4918614 (1990-04-01), Modarres et al.
patent: 5046017 (1991-09-01), Yuyama et al.
patent: 5303161 (1994-04-01), Burns et al.
patent: 5309371 (1994-05-01), Shikata et al.
patent: 5363313 (1994-11-01), Lee
patent: 5369596 (1994-11-01), Tokumaru
H. Onodera, et al., "Step By Step Placement Strategies for Building Block Layout," IEEE International Symposium on Circuits and Systems, vol. 2 of 3, 1989, pp. 921-926.
K. Ueda, et al., "CHAMP: Chip Floor Plan for Hierarchical VLSI Layout Design," IEEE Transactions on Computer-Aided Design, vol. CAD-4, No. 1, Jan. 1985, pp. 12-22.
Y. C. Hsu, et al., "Also: A System for Chip Floorplan Design," Integration, the VLSI Journal, No. 2, Jul. 1988, pp. 127-146.
N. R. Quinn, et al., "A Forced Directed Component Placement Procedure for Printed Circuit Boards," IEEE Transactions on Circuits and Systems, vol. CAS-26, No. 6, Jun. 1979, pp. 377-388.
"Data in the Meeting for the Research of the Design Automation in the Society of Information Transaction," 18-3, Sep., 1983, pp. 1-10.
H. Onodera, et al., "A Block Placement Procedure Using a Force Model," Papers Journal of Japan Electronics and Information Communication Society, vol. J72-A No. 1, pp. 105-113.
"CAD System with Fully Automatic Layout of Standard Cell LSI," Nikkei Electronics, Jul. 28, 1986 No. 400, pp. 289-298.
G. Odawara, et al., "Partitioning and Placement Technique for CMOS Gate Arrays," IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, CAD6 (1987) May, No. 3, pp. 355-363.
M. Ishikawa, et al., "Compaction Based Custom LSI Layout Design Method," IEEE International Conference on Computer-Aided Design, Nov. 1985, pp. 343-345.
S. Fukui, et al., "A Block Interconnection Algorithm for Hierarchical Layout System," IEEE Transactions on Computer-Aided Design, vol. CAD 6 No. 1, May 1987, pp. 383-390.
S. Tsukiyama, et al., "An Algorithm to Eliminate All Complex Triangles in a Maximal Planar Graph for Use in VLSI Floor-Plan," IEEE International Symposium on Circuits and Systems, May 5-7, 1986, pp. 321-324.
R. Tsay, et al., "Proud: A Fast Sea-Of-Gates Placement Algorithm," 25th ACM/IEEE Design Automation Conference, Paper 22.3, pp. 318-322.
Kawasaki Steel Corporation
Teska Kevin J.
Wieland Susan
LandOfFree
Method of and apparatus for placing blocks in semiconductor inte does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of and apparatus for placing blocks in semiconductor inte, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of and apparatus for placing blocks in semiconductor inte will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1361344