Boots – shoes – and leggings
Patent
1997-11-04
1999-06-29
Teska, Kevin J.
Boots, shoes, and leggings
364490, G06F 1750
Patent
active
059177292
ABSTRACT:
A method of placing and routing elements of a semiconductor integrated circuit picks out a signal net, a driver of the signal net, and load cells driven by the driver among the elements of the integrated circuit, places the driver at a first position, defines a first range based on the first position, determines a second position in the first range, defines a second range based on the second position, and collectively places the load cells of a predetermined number in the second range. Namely, the method deals with a signal net in the integrated circuit, a driver of the net, and load cells driven by the driver. The method sets conditions on the signal net, driver, and load cells, when placing and routing the elements of the integrated circuit, to thereby reduce skew (skew time), wiring overhead, and time delay in the integrated circuit and speedily and easily place and route the elements.
REFERENCES:
patent: 4554625 (1985-11-01), Otten
patent: 5339253 (1994-08-01), Carrig et al.
patent: 5399517 (1995-03-01), Ashtaputre et al.
patent: 5410491 (1995-04-01), Minami
patent: 5452239 (1995-09-01), Wei-Jin et al.
patent: 5493510 (1996-02-01), Shikata
Swinnen et al. ("Timing issues related to the automated placement and routing of high performance ASICs", IEEE, Proceedings of the Fourth Annual IEEE International ASIC Conference and Exhibit, Sep. 23, 1991).
Brasen et al. ("MHERTZ: a new optimization algorithm for floorplanning and global routing", IEEE, 27th ACM/IEEE Design Automation Conference, Jun. 24, 1990).
Chao et al. ("Zero skew clock routing with minimum wirelength", IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, vol. 39, No. 11, pp. 799-814, Nov. 1992).
Ramanathan et al. ("Clock distribution in general VLSI circuits", IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications, vol. 41, No. 5, pp. 395-404, May 1994).
Chao et al. ("Zero skew clock net routing", IEEE Comput. Soc. Press, Proceedings of the 29th ACM/IEEE Design Automation Conference, Jun. 8, 1992, pp. 518-523).
Groeneveld ("A multiple layer contour-based gridless channel router", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 9, No. 12, pp. 1278-1288, Dec. 1990).
"Basic Concepts of Timing-Oriented Design Automation for High-Performance Mainframe Computers", Terai et al, 28th ACM/IEEE Design Automation Conference, Jun. 17, 1991, pp. 193-198.
"A 300K-Circuit ASIC Logic Family CAD System", Panner et al, IEEE 1990 Custom Integrated Circuits Conference, May 13, 1990, pp. 10.4.1-10.4.5.
"Clock Skew Reduction Approach for Standard Cell", Saigo et al, IEEE 1990 Custom Integrated Circuits Conference, May 13, 1990, pp. 16.4.1-16.4.4.
Naganuma Masayuki
Tanizawa Tetsu
Fujitsu Limited
Kik Phallaka
Teska Kevin J.
LandOfFree
Method of and apparatus for placing and routing elements of semi does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of and apparatus for placing and routing elements of semi, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of and apparatus for placing and routing elements of semi will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1381599