Method of and apparatus for implementing and sending an...

Multiplex communications – Pathfinding or routing – Switching a message which includes an address header

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C370S410000

Reexamination Certificate

active

07321592

ABSTRACT:
An asynchronous control mechanism packet is used to send control messages and information to one or more bridge devices within a network of buses of devices. The asynchronous control mechanism packet is addressed to a device on one of the buses and is intercepted by one or more appropriate bridge devices along the path to the destination device. The asynchronous control mechanism packet is targeted at a particular bridge device or used to send control messages and information to bridge devices along a particular communications route between two devices. The asynchronous control mechanism packet includes a designation specifying that it is an asynchronous control mechanism packet and should be treated accordingly. This designation is recognized by the appropriate bridge devices. Preferably, this designation is included within the extended transaction code field of the packet. In an alternate embodiment, the designation is included within a transaction code field of the packet. In a further alternate embodiment, the designation is included within an address offset value within the packet. Instructional information within the asynchronous control mechanism packet specifies to intercepting bridge devices the type of transaction and control tasks to be performed by the bridge device when the asynchronous control mechanism packet is received.

REFERENCES:
patent: 4713702 (1987-12-01), Ishihara et al.
patent: 4930065 (1990-05-01), McLagan et al.
patent: 4933938 (1990-06-01), Sheehy
patent: 5315705 (1994-05-01), Iwami et al.
patent: 5408501 (1995-04-01), Cornaby
patent: 5434860 (1995-07-01), Riddle
patent: 5444709 (1995-08-01), Riddle
patent: 5448559 (1995-09-01), Hayter et al.
patent: 5448698 (1995-09-01), Wilkes
patent: 5499344 (1996-03-01), Elnashar et al.
patent: 5517494 (1996-05-01), Green
patent: 5519701 (1996-05-01), Colmant et al.
patent: 5594734 (1997-01-01), Worsley et al.
patent: 5602841 (1997-02-01), Lebizay et al.
patent: 5615404 (1997-03-01), Knoll et al.
patent: 5619544 (1997-04-01), Lewis et al.
patent: 5659373 (1997-08-01), Hoekstra
patent: 5661848 (1997-08-01), Bonke et al.
patent: 5664124 (1997-09-01), Katz et al.
patent: 5668952 (1997-09-01), Slane
patent: 5689244 (1997-11-01), Iijima et al.
patent: 5719942 (1998-02-01), Aldred et al.
patent: 5729755 (1998-03-01), Turski
patent: 5748911 (1998-05-01), Maguire et al.
patent: 5758075 (1998-05-01), Graziano et al.
patent: 5815668 (1998-09-01), Hashimoto
patent: 5835725 (1998-11-01), Chiang et al.
patent: 5867656 (1999-02-01), Iwasaki et al.
patent: 5884027 (1999-03-01), Garbus et al.
patent: 5926626 (1999-07-01), Takeuchi et al.
patent: 5940592 (1999-08-01), Ioki et al.
patent: 5941964 (1999-08-01), Young et al.
patent: 5987555 (1999-11-01), Alzien et al.
patent: 5991520 (1999-11-01), Smyers et al.
patent: 6006286 (1999-12-01), Baker et al.
patent: 6032261 (2000-02-01), Hulyalkar
patent: 6034964 (2000-03-01), Fukushima et al.
patent: 6115392 (2000-09-01), Nomura
patent: 6157650 (2000-12-01), Okuyama et al.
patent: 6167492 (2000-12-01), Keller et al.
patent: 6170025 (2001-01-01), Drottar et al.
patent: 6189063 (2001-02-01), Rekeita et al.
patent: 6292489 (2001-09-01), Fukushima et al.
patent: 6308147 (2001-10-01), Keaveny
patent: 6333929 (2001-12-01), Drottar et al.
patent: 6389496 (2002-05-01), Matsuda
patent: 6445711 (2002-09-01), Scheel et al.
patent: 6519268 (2003-02-01), Smyers
patent: 6519671 (2003-02-01), Kondou et al.
patent: 6611534 (2003-08-01), Sogabe et al.
patent: 6631415 (2003-10-01), James et al.
patent: 6735201 (2004-05-01), Mahajan et al.
patent: 6785274 (2004-08-01), Mahajan et al.
patent: 6804236 (2004-10-01), Mahajan et al.
patent: 0 428 111 (1990-11-01), None
Michael Teener et al., “A Bus on a Diet—The Serial Bus Alternative, An Introduction to the P1394 High performance Serial Bus” Apple Computer, Inc. Santa Clara, CA, Pub. Date.: Feb. 24, 1992, pp. 316-321.
P1394 Standard For A High Performance Serial Bus, IEEE, 1995.
“The IEEE-1394 High Speed Serial Bus,” R.H.J. Bloks, Philips Journal Of Research, vol. 50, No. 1/2, pp. 209-216, 1996.
“Architecture for High Performance Transparent Bridges” Software Patent Institute, 1995, 1996.
P1394a Draft Standard For A High Performance Serial Bus (Supplement), P1394a Draft 2.0 Mar. 15, 1998.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method of and apparatus for implementing and sending an... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of and apparatus for implementing and sending an..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of and apparatus for implementing and sending an... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2753685

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.