Data processing: structural design – modeling – simulation – and em – Simulating electronic device or electrical system – Circuit simulation
Reexamination Certificate
2006-05-02
2006-05-02
Rodriguez, Paul L. (Department: 2123)
Data processing: structural design, modeling, simulation, and em
Simulating electronic device or electrical system
Circuit simulation
C716S030000
Reexamination Certificate
active
07039572
ABSTRACT:
In a gate-level logic simulation, a change in electric current is calculated from event information5output from a logic simulator4through use of a current waveform calculation section7. The thus-calculated change in current is subjected to FFT processing through use of an FFT processing section9, thereby determining a frequency characteristic of EMI and enabling EMI analysis.
REFERENCES:
patent: 5117377 (1992-05-01), Finman
patent: 5317207 (1994-05-01), Mortensen
patent: 5479440 (1995-12-01), Esfahani
patent: 5617325 (1997-04-01), Schaefer
patent: 5835380 (1998-11-01), Roethig
patent: 5841672 (1998-11-01), Spyrou et al.
patent: 5852445 (1998-12-01), Yoshikawa et al.
patent: 5959481 (1999-09-01), Donnelly et al.
patent: 6151967 (2000-11-01), McIntosh et al.
patent: 6154710 (2000-11-01), Kobayashi et al.
patent: 6212665 (2001-04-01), Zarkesh et al.
patent: 6237126 (2001-05-01), Bonitz
patent: 6242951 (2001-06-01), Nakata et al.
patent: 6253354 (2001-06-01), Kuwano et al.
patent: 6278964 (2001-08-01), Fang et al.
patent: 6304998 (2001-10-01), Kamiya et al.
patent: 6687205 (2004-02-01), Huber
patent: 6754598 (2004-06-01), Shimazaki et al.
patent: 6782347 (2004-08-01), Hirano et al.
patent: 6810340 (2004-10-01), Shimazaki et al.
patent: 6876210 (2005-04-01), Shimazaki et al.
patent: 6959250 (2005-10-01), Shimazaki et al.
patent: 2004/0117169 (2004-06-01), Acar et al.
patent: 2004/0232962 (2004-11-01), Gomm et al.
patent: 10-143553 (1998-05-01), None
patent: 11-120214 (1999-04-01), None
Analog Integrated Circuits and signal Processing, 14, pp. 113-129 (1997), di/dt Noise in CMOS Integrated Circuits, Patrik Larsson.
EMI-Noise Analysis under ASIC Design Environment, Sachio Hayashi & Masaaki Yamada, DA Development Dept., Semiconductor DA & Test Engineering Center, Toshiba Corporation, pp. 16-21.
IEEE Transactions on Components, Packaging, and Manufacturing Technology—Part B. vol. 21, No. 3, Aug. 1998, Interconnect and Circuit Modeling Techniques for Full-Chip Power Supply Noise Analysis, Howard H. Chen and J. Scott Neely, pp. 209-215.
Power Supply Noise Analysis Methodology for Deep-Submicron VLSI Chip Design, Howard H. Chen and David D. LingDAC97, Anaheim, California, (c)1997, pp. 1-6.
Hamaguchi Kasumi
Kojima Seijirou
Narahara Hidetoshi
Shimazaki Kenji
Tsujikawa Hiroyuki
Pearne & Gordon LLP
Rodriguez Paul L.
Thangavelu K
LandOfFree
Method of analyzing electromagnetic interference does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of analyzing electromagnetic interference, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of analyzing electromagnetic interference will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3610291