Method of adjusting for clock skew

Details Method of adjusting for clock skew Method of adjusting for clock skew

1993-07-28

1995-05-09

Cunningham, Terrj D.

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Having specific delay in producing output waveform

327295, 327270, H03H 1126

Patent

active

054143810

ABSTRACT:
An apparatus for adjusting signal delay includes an input for receiving a signal to be delay adjusted. A delay circuit is connected to the input means for providing a plurality of selectable signal paths for various delay amounts for producing a delay adjusted signal therefrom. A delay selection circuit is connected to the delay circuit for selecting the signal path so as to select a delay amount and an output provides the delay adjusted signal to a load. Skew compensation is employed on the input and individually on each output to compensate for clock distribution network skew and intracircuit skews, respectively.

REFERENCES:
patent: 3594656 (1971-07-01), Tsukamoto
patent: 3820030 (1974-06-01), Williams
patent: 4165490 (1979-08-01), Howe, Jr. et al.
patent: 4675562 (1987-06-01), Herlein et al.
patent: 4675612 (1987-06-01), Adams et al.
patent: 4713621 (1987-12-01), Nakamura et al.
patent: 4754164 (1988-06-01), Flora et al.
patent: 4755704 (1988-07-01), Flora et al.
patent: 4805195 (1989-02-01), Keegan
patent: 4839604 (1989-06-01), Tanahashi
patent: 4855616 (1989-08-01), Wang et al.
patent: 4864160 (1989-09-01), Abdoo
patent: 4922141 (1990-05-01), Lofgren et al.
patent: 4999526 (1991-03-01), Dudley
patent: 5043596 (1991-08-01), Masuda et al.
patent: 5087829 (1992-02-01), Ishibashi et al.
patent: 5122679 (1992-01-01), Ishii et al.
International Test Conference 1988 Proceedings, Sep. 12, 1988, pp. 23-27, C. Branson et al.
International Test Conference 1988 Proceedings, Sep. 12, 1988, pp. 108-113, T. Tamana et al.
IEEE Design & Test of Computers, vol. 5, No. 5, Oct. 1988, IEEE, (New York, US), K. D. Wagner: "Clock System Design", pp. 9-27.
IEEE Journal of Solid-State Circuits, vol. 24, No. 5, Oct. 1989, IEEE, (New York, US), Tai-Ichi Otsuji et al: "A-10-PS Resolution, Process-Insensitive Timing Generator IC":, pp. 1412-1417.
IEEE Journal of Solid State Circuits, vol. SC-21, No. 2, Apr. 1986, IEEE, (New York, US), E. G. Friedman et al.: "Design and Analysis of a Hierachical Clock Distribution System for Synchronous Standard Cell/Macrocell VLSI" pp. 240-246.
1988 International Test Conference, Paper 22.3, pp. 411-420, 1988 IEEE, Teradyne, Inc., to John Arena: "Evaluating the Limitations of High-Speed Board Testers".

Affiliated with

Also associated with

Rating

Method of adjusting for clock skew does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of adjusting for clock skew, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of adjusting for clock skew will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1708772