Multiplex communications – Pathfinding or routing – Through a circuit switch
Reexamination Certificate
2005-05-31
2009-11-03
Rao, Seema S (Department: 2416)
Multiplex communications
Pathfinding or routing
Through a circuit switch
C370S387000, C370S388000
Reexamination Certificate
active
07613177
ABSTRACT:
Extra stages can be added to a switching network to provide pathwise redundancy for fault tolerance and to alleviate traffic blocking. Also, the addition of extra stages can alleviate the loss of pathwise redundancy when the width of switching networks is increased. An in-service method of upgrading a switching network by adding stages allows the addition of redundancy to an existing network without the need to take the network out of service. From an operational point of view, it is often desirable for the upgrade process to be performed by a plurality of sequential steps. However, it is also desirable to minimize the number of steps performed. Because the insertion of extra stages into an existing network calls. for the rewiring of interconnection networks above and below the insertion point, the number of steps can be minimized while also minimizing the impact to network traffic by concurrently rewiring those interconnection networks through a plurality of disconnection and connection steps.
REFERENCES:
patent: 5648963 (1997-07-01), Miyake et al.
patent: 5841775 (1998-11-01), Huang
patent: 6049542 (2000-04-01), Prasad
patent: 6784802 (2004-08-01), Stanescu
patent: 6901071 (2005-05-01), Lu
patent: 7075942 (2006-07-01), Lu
patent: 7123612 (2006-10-01), Lu
patent: 7440448 (2008-10-01), Lu
patent: 2002/0004390 (2002-01-01), Cutaia et al.
patent: 2003/0002437 (2003-01-01), Lu
patent: 2003/0152071 (2003-08-01), Lu
patent: 2003/0163754 (2003-08-01), Lu
Cizek, et al. “Tradeoff Between Cost and Reliability in Packet Switching MultiStage Interconnection Networks,” Africon '92 Proceedings., 3rd Africon Conference, Sep. 22-24, 1992, pp. 365 -368, IEEE, South Africa (Reprinted US).
Agrawal, “Testing and Fault-Tolerance of Multistage Interconnection Networks,” Computer, Apr. 1982, pp. 41-53, vol. 15, No. 4, IEEE, US.
Bhuyan, et al., “Design and Performance of Generalized Interconnection Networks.” IEEE Transactions on Computers, Dec. 1983, pp. 1081-1090, vol. 32, No. 12, IEEE, US.
Blake, et al., “Multistage Interconnection Network Reliability,” IEEE Transactions on Computers, Nov. 1989, pp. 1600-1603, vol. 38, No. 11, IEEE, US.
Chin, et al. “Packet Switching Networks for Multiprocessors and Data Flow Computers,” IEEE Transactions on Computers, Nov. 1984, pp. 991-1003, vol. 33, No. 11, IEEE, US.
Kumar, et al.,“Failure Dependent Performance Analysis of a Fault-Tolerant Multistage Interconnection Network,” IEEE Transactions on Computers, Dec. 1989, pp. 1703-1713, vol. 38, No. 12, IEEE, US.
Tzeng, et al.,“Realizing Fault-Tolerant Interconnection Network via Chaining,” IEEE Transactions on Computers, Apr. 1988, pp. 458-462, vol. 37. No. 4, IEEE, US.
Varma, et al., “Fault-Tolerant Routing in Multistage Interconnection Networks,” IEEE Transactions on Computers, Mar. 1989, pp. 385-393, vol. 38, No. 3, IEEE, US.
Patel, et al., “Performance of processor-memory interconnections for multiprocessors”, IEEE Transactions on Computers, Oct. 1981, pp. 771-780, vol. 30, No. 10, IEEE, US.
Goke, et al., “Banyan Network for partitioning multiprocessor systems,” First Annual International Symposium on Computer Architecture, Dec. 1973, pp. 21-28, ACM Press, US.
Kumar, et al., “Augmented shuffle-exchange multistage interconnection networks”. Computer, Jun. 1987, pp. 30-40, vol. 20, No. 6, IEEE, US.
Adams, et al., “The Extra Stage Cube: A Fault-Tolerant Interconnection Network for Supersystems,” IEEE Transactions on Computers, May 1982, pp. 443-454, vol. 31, No. 5, IEEE, US.
Benes, Permutation Groups, Complexes, and Rearrangeble Connecting Networks, Bell System Telephone Journal, Jul. 1964, pp. 1619-1640, vol. 44, AT&T, US.
Hamid, et al., “A new fast control mechanism for Benes rearrangable interconnection network useful for supersystems,”. Transactions of the Institute of Electronics, Information and Communication Engineers, Oct. 1987, p. 997-1008, vol. E70, No.10, IEICE, Japan.
Dudgeon, et al., “Multidimensional Signal Processing, 1984, pp. 60-111, Prentice Hall, Englewood Cliffs, New Jersey.”
Oppenhiem, et al., “Digital Signal Processing,” 1975, pp. 284-328, Prentice Hall, Englewood Cliffs, New Jersey.
Rao Seema S
Russell Wanda Z
LandOfFree
Method of adding stages to a scalable switching network does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of adding stages to a scalable switching network, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of adding stages to a scalable switching network will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4114962