Method of achieving wear leveling in flash memory using...

Details Method of achieving wear leveling in flash memory using... Method of achieving wear leveling in flash memory using...

2007-05-29

2007-05-29

Nguyen, VanThu (Department: 2824)

Static information storage and retrieval

Floating gate

Particular connection

C711S103000, C711S156000

Reexamination Certificate

active

11288161

ABSTRACT:
For each block of a memory, a number is calculated that is a function of how many times the block has been erased and of how many times at least one other block has been erased. The numbers are stored in the memory device that includes the memory. The numbers are updated as needed when blocks are erased. Blocks are selected to be erased in accordance with their numbers. Preferably, each block's function is the block's relative grade.

REFERENCES:
patent: 5341339 (1994-08-01), Wells
patent: 5388083 (1995-02-01), Assar
patent: 5404485 (1995-04-01), Ban
patent: 5568423 (1996-10-01), Jou
patent: 5712819 (1998-01-01), Harari
patent: 5963480 (1999-10-01), Harari
patent: 6230233 (2001-05-01), Lofgren
patent: 6570790 (2003-05-01), Harari
patent: 6732221 (2004-05-01), Ban
patent: 6831865 (2004-12-01), Chang
patent: 7032087 (2006-04-01), Chang et al.

Affiliated with

Also associated with

Rating

Method of achieving wear leveling in flash memory using... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of achieving wear leveling in flash memory using..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of achieving wear leveling in flash memory using... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3753694