Method, memory system and memory module board for avoiding...

Details Method, memory system and memory module board for avoiding... Method, memory system and memory module board for avoiding...

2005-04-19

2005-04-19

Jones, Stephen E. (Department: 2817)

Wave transmission lines and networks

Coupling networks

With impedance matching

C326S030000, C333S247000

Reexamination Certificate

active

06882241

ABSTRACT:
A signal line of a data bus includes first wires on a first board and a second wire on a second board. The second board is installed on the first board to connect the first and second wires with each other in series to establish the signal line. Semiconductor devices are connected with the second wire. In such data bus system, impedance of the second wire is decided according to additional capacitance of the semiconductor device on the second board in order to harmonize impedance of the first board with impedance of the second board.

REFERENCES:
patent: 6392897 (2002-05-01), Nakase et al.
patent: 6680623 (2004-01-01), Hirai et al.
patent: 6686762 (2004-02-01), Leddige et al.
patent: 20010021105 (2001-09-01), Ikeda
patent: 07-262776 (1995-10-01), None
patent: 11-251539 (1999-09-01), None
patent: 2000-122761 (2000-04-01), None
patent: 2001-183422 (2001-07-01), None
patent: 2001-184297 (2001-07-01), None
patent: 2001-256772 (2001-09-01), None
patent: 2001257018 (2001-09-01), None
Article from Interface, Apr. 1999, pp. 183-193.

Affiliated with

Also associated with

Rating

Method, memory system and memory module board for avoiding... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method, memory system and memory module board for avoiding..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method, memory system and memory module board for avoiding... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3404305