Method for zero byte time slot interchange

Details Method for zero byte time slot interchange Method for zero byte time slot interchange

1986-12-22

1988-07-12

Olms, Douglas W.

Multiplex communications

Wide area network

Packet switching

H04J 300, H04J 312

Patent

active

047575000

ABSTRACT:
This method is a scheme for suppressing excessive amounts of logic zeros transmitted via T-carrier line facilities between switching systems or channel banks. This scheme provides proper zero bit suppression for alternating mark inversion signalling (AMI). A proper AMI signal contains no more than 15 consecutive logic zero bit positions. This scheme provides for encoding and decoding a 4 frame octet group of an extended superframe. Logic ones are introduced into octets which would otherwise violate the AMI signalling rules. These logic ones are then removed by the receiving system and replaced with the indicated all zero octets before being given to down stream processing. This scheme provides for minimal buffering at the encoding system, which facilitates error detection and correction by the decoding system.

REFERENCES:
patent: 4254401 (1981-03-01), Chemla et al.
patent: 4394759 (1983-07-01), Donne
patent: 14685100 (1987-08-01), Coppens et al.

Affiliated with

Also associated with

Rating

Method for zero byte time slot interchange does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for zero byte time slot interchange, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for zero byte time slot interchange will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-668823