Method for verifying optimization of processor link

Data processing: measuring – calibrating – or testing – Measurement system – Performance or efficiency evaluation

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

Reexamination Certificate

active

07082385

ABSTRACT:
A method for verifying optimization of processor link. First, an initial bus width and an initial bus frequency of a bus coupled between a CPU and a Northbridge are set, such that the bus operates at the initial bus width and the initial bus frequency. Next, a read request for a Southbridge is generated. Next, a bus disconnection signal is output by the Southbridge to disconnect the CPU and the Northbridge when the Southbridge receives the read request. A timer is initialized for calculating an elapsed time value and an optimization verification signal at a first voltage level is generated. Next, a bus connection signal is output by the Southbridge when the elapsed time value reaches a predetermined value. Next, the voltage level of the optimization verification signal is transformed to a second voltage level. Finally, the CPU and the Northbridge are reconnected by the bus according to the bus connection signal, such that the bus operates at another bus operating bus width and another bus operating frequency.

REFERENCES:
patent: 6523128 (2003-02-01), Stapleton et al.
patent: 6597620 (2003-07-01), McMinn
patent: 6903583 (2005-06-01), Habib et al.
patent: 2005/0093524 (2005-05-01), Hsu

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method for verifying optimization of processor link does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for verifying optimization of processor link, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for verifying optimization of processor link will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3582610

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.