Method for verifying cross-sections

Details Method for verifying cross-sections Method for verifying cross-sections

2005-06-28

2005-06-28

Nghiem, Michael (Department: 2863)

Data processing: measuring, calibrating, or testing

Testing system

Of circuit

Reexamination Certificate

active

06912473

ABSTRACT:
A method, program product and computer system for hardware design and simulation thereof. In particular, the schematic description of a respective hardware macro is analyzed during the design of macros, and arrays. A path is traced in the schematic of said macro from a start point to an end point along a given hierarchy, collecting the relevant information of each cell found in the schematic being relevant for timing analysis of the macro, resolving the hierarchy structure of cells in the schematic in order to gain information about the selected path, and outputting information in a form which allows comparing, for example, a representation to be used for exact timing verification, a so called cross-section, with the macro schematic.

REFERENCES:
patent: 5553008 (1996-09-01), Huang et al.
patent: 5838948 (1998-11-01), Bunza
patent: 5883814 (1999-03-01), Luk et al.
patent: 6434727 (2002-08-01), Ishii et al.

Affiliated with

Also associated with

Rating

Method for verifying cross-sections does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for verifying cross-sections, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for verifying cross-sections will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3515564