Electrical computers and digital processing systems: processing – Processing architecture – Microprocessor or multichip or multimodule processor having...
Reexamination Certificate
2011-06-28
2011-06-28
Chan, Eddie (Department: 2183)
Electrical computers and digital processing systems: processing
Processing architecture
Microprocessor or multichip or multimodule processor having...
C712S031000
Reexamination Certificate
active
07971030
ABSTRACT:
An apparatus, method, and system for synchronicity independent, resource delegating, power and instruction optimizing processor is provided where instructions are delegated between various processing resources of the processor. An Integer Processing Unit (IPU) of the processor delegates complicated mathematical instructions to a Mathematical Processing Unit (MPU) of the processor. Furthermore, the processor puts underutilized processing resources to sleep thereby increasing power usage efficiency. A cache of the processor is also capable of accepting delegated operations from the IPU. As such, the cache performs various logical operations on delegated requests allowing it to lock and share memory without requiring extra processing cycles by the entire processor. With the processor, execution instructions are optimized reducing the complexity of the processor, throughput is increased as delegation to multiple processing resources is scalable, and power usage efficacy is increased as underutilized and/or waiting processing resources may sleep when not active.
REFERENCES:
patent: 5706514 (1998-01-01), Bonola
patent: 5918061 (1999-06-01), Nikjou
patent: 5923892 (1999-07-01), Levy
patent: 5978838 (1999-11-01), Mohamed et al.
patent: 6081860 (2000-06-01), Bridges et al.
patent: 6907454 (2005-06-01), Butterworth et al.
patent: 0 442 041 (1991-08-01), None
patent: WO 98/55932 (1998-12-01), None
Ertem, M.C., Institute of Electrical and Electronics Engineers: “A Reconfigurable Co-Processor for Microprocessor Systems”, vol. 1, Apr. 5, 1987, pp. 225-228.
Supplementary European Search Report for EP 03 78 3831 dated Jan. 28, 2008.
Chan Eddie
Faherty Corey
Locke Lord Bissell & Liddell LLC
MMAGIX Technology Limited
LandOfFree
Method for using multiple processing resources which share... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for using multiple processing resources which share..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for using multiple processing resources which share... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2658244