Data processing: structural design – modeling – simulation – and em – Simulating electronic device or electrical system – Circuit simulation
Patent
1999-09-02
2000-10-31
Rinehart, Mark H.
Data processing: structural design, modeling, simulation, and em
Simulating electronic device or electrical system
Circuit simulation
703 20, 703 4, G06G 748
Patent
active
061416320
ABSTRACT:
A method for use in electronic design models encoded into design software for use in SOI based FET logic design includes simulation of an SOI device by and setting a floating body voltage to any desired value at any time during the simulation, by adding to the model an ideal voltage source, whose value is a desired body voltage, in series with an ideal current source, whose value is a constant times the voltage across itself. When the constant is zero, no current can flow, and any additional components have no effect on the circuit. When the constant is non-zero, said ideal current source appears to be the same as a resistor such that current can flow in to or out from the body node, setting its voltage. The constant is kept zero at all times, except when it is desired to change the body voltage. The body voltage can be reset at any time to solve the problem of successive delays in one simulation run and resetting the voltage before each delay measurement starts. To solve the problem of predicting the delay in a delay predictor (for example, delay rules generation), the offset from the body voltage as a part of the best case/worst case determination is included. The improved process employs a topological analysis for circuit elements to determine whether the element falls in one of several categories, and in the process determines which elements of a circuit might be in AC equilibrium.
REFERENCES:
patent: 5384720 (1995-01-01), Ku et al.
patent: 5396615 (1995-03-01), Tani
patent: 5424964 (1995-06-01), Machala, III et al.
patent: 5446676 (1995-08-01), Huang et al.
patent: 5553008 (1996-09-01), Huang et al.
patent: 5600578 (1997-02-01), Fang et al.
patent: 5606518 (1997-02-01), Fang et al.
patent: 5617325 (1997-04-01), Schaefer
patent: 5774367 (1998-06-01), Reyes et al.
patent: 5796624 (1998-08-01), Sridar et al.
patent: 6023577 (1998-06-01), Smith, III et al.
Assaderaghi Fariborz
Muench Paul D.
Smith, III George E.
Wagner, Jr. Lawrence F.
Walters Timothy L.
Augspurger Lynn L.
International Business Machines - Corporation
Rinehart Mark H.
LandOfFree
Method for use in simulation of an SOI device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for use in simulation of an SOI device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for use in simulation of an SOI device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2064541